Copyright © 2016 Intel Corporation. All Rights Reserved.
Invoke the Intel C compiler for MPI applications.
You need binutils 2.16.91.0.7 or later with this compiler to support new instructions on Intel Core 2 processors
Invoke the Intel C++ compiler for MPI applications.
You need binutils 2.16.91.0.7 or later with this compiler to support new instructions on Intel Core 2 processors
Invoke the Intel Fortran compiler for MPI applications.
You need binutils 2.16.91.0.7 or later with this compiler to support new instructions on Intel Core 2 processors
Portability flag from Example_Intel.cfg
Portability flag from Example_Intel.cfg
Disable use of reduction with variable array reduction variable (OpenMP 4.5, OpenACC 2.7) even if compiler reports support.
Portability flag from Example_Intel.cfg
Portability flag from Example_Intel.cfg
Uses KBA to configure benchmark. FIXME.
Uses ACCELDIR to configure benchmark. FIXME.
Portability flag from Example_Intel.cfg
Portability flag from Example_Intel.cfg
Uses lookup tables for critical functions instead of computing them in-place using math functions.
Portability flag from Example_Intel.cfg
Portability flag from Example_Intel.cfg
Portability flag from Example_Intel.cfg
Enables -O3 -no-prec-div -fp-model fast=2 optimizations
May generate Intel(R) Advanced Vector Extensions 512 (Intel(R) AVX-512) Foundation instructions, Intel(R) AVX-512 Conflict Detection instructions, Intel(R) AVX-512 Doubleword and Quadword instructions, Intel(R) AVX-512 Byte and Word instructions and Intel(R) AVX-512 Vector Length extensions, as well as the instructions enabled with CORE-AVX2.
Enable/disable(DEFAULT) use of ANSI aliasing rules in optimizations; user asserts that the program adheres to these rules.
Enables -O3 -no-prec-div -fp-model fast=2 optimizations
May generate Intel(R) Advanced Vector Extensions 512 (Intel(R) AVX-512) Foundation instructions, Intel(R) AVX-512 Conflict Detection instructions, Intel(R) AVX-512 Doubleword and Quadword instructions, Intel(R) AVX-512 Byte and Word instructions and Intel(R) AVX-512 Vector Length extensions, as well as the instructions enabled with CORE-AVX2.
Enable/disable(DEFAULT) use of ANSI aliasing rules in optimizations; user asserts that the program adheres to these rules.
Enables -O3 -no-prec-div -fp-model fast=2 optimizations
May generate Intel(R) Advanced Vector Extensions 512 (Intel(R) AVX-512) Foundation instructions, Intel(R) AVX-512 Conflict Detection instructions, Intel(R) AVX-512 Doubleword and Quadword instructions, Intel(R) AVX-512 Byte and Word instructions and Intel(R) AVX-512 Vector Length extensions, as well as the instructions enabled with CORE-AVX2.
Flag description origin markings:
For questions about the meanings of these flags, please contact the tester.
For other inquiries, please contact info@spec.org
Copyright 2021-2023 Standard Performance Evaluation Corporation
Tested with SPEC hpc2021 v1.0.2.
Report generated on 2023-08-25 19:03:09 by SPEC hpc2021 flags formatter v1.0.3 .