



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019


Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023



— SPECSpeed®2017_fp_base (321)

----- SPECSpeed®2017_fp_peak (325)

Hardware

CPU Name: AMD EPYC 9654P
 Max MHz: 3700
 Nominal: 2400
 Enabled: 96 cores, 1 chip
 Orderable: 1 chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 384 MB I+D on chip per chip, 32 MB shared / 8 cores
 Other: None
 Memory: 768 GB (12 x 64 GB 2Rx4 PC5-5600B-R, running at 4800)
 Storage: 1 x 1.6 TB NVME SSD
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP5
 kernel version 5.14.21-150500.53-default
 Compiler: C/C++/Fortran: Version 4.0.0 of AOCC
 Parallel: Yes
 Firmware: Version 4.3.4a released May-2024
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Results Table

Benchmark	Base								Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	96	69.5	849	69.5	849	69.5	849	96	69.5	849	69.5	849	69.5	849	69.5	849
607.cactubSSN_s	96	31.0	538	30.8	541	31.2	535	96	31.0	538	30.8	541	31.2	535		
619.lbm_s	96	28.2	186	28.2	186	28.2	186	96	28.2	186	28.2	186	28.2	186		
621.wrf_s	96	49.8	266	49.3	268	49.3	268	96	47.5	279	47.4	279	47.2	280		
627.cam4_s	96	41.0	216	40.9	217	41.1	216	96	41.0	216	40.9	217	41.1	216		
628.pop2_s	96	116	103	116	102	117	102	96	115	103	114	104	115	103		
638.imagick_s	96	27.2	531	26.2	551	26.2	550	96	27.2	531	26.2	551	26.2	550		
644.nab_s	96	22.7	770	22.7	769	22.7	768	96	22.7	770	22.7	769	22.7	768		
649.fotonik3d_s	96	63.3	144	63.3	144	63.2	144	96	63.6	143	63.1	144	63.2	144		
654.roms_s	96	41.2	382	41.2	382	41.2	382	96	38.7	407	38.7	407	38.6	407		

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The AMD64 AOCC Compiler Suite is available at
<http://developer.amd.com/amd-aocc/>

Submit Notes

The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
To free node-local memory and avoid remote memory usage,
'sysctl -w vm.zone_reclaim_mode=1' run as root.
To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
To disable address space layout randomization (ASLR) to reduce run-to-run
variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

To enable Transparent Hugepages (THP) for all allocations,
'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and
'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.
To always enable THP for peak runs of:
603.bwaves_s, 607.cactubSSN_s, 619.lbm_s, 627.cam4_s, 628.pop2_s, 638.imagick_s, 644.nab_s, 649.fotonik3d_s:
'echo madvise > /sys/kernel/mm/transparent_hugepage/enabled; echo always > /sys/kernel/mm/transparent_hugepage/defrag'

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECspeed®2017_fp_base = 321

SPECspeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Operating System Notes (Continued)

run as root.

To disable THP for peak runs of 621.wrf_s:

```
'echo never > /sys/kernel/mm/transparent_hugepage/enabled; echo always > /sys/kernel/mm/transparent_hugepage/defrag'
```

run as root.

To enable THP only on request for peak runs of 654.roms_s:

```
'echo madvise > /sys/kernel/mm/transparent_hugepage/enabled; echo madvise > /sys/kernel/mm/transparent_hugepage/defrag'
```

run as root.

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
GOMP_CPU_AFFINITY = "0-95"
LD_LIBRARY_PATH = "/home/cpu2017/amd_speed_aocc400_znver4_A_lib/lib:"
LIBOMP_NUM_HIDDEN_HELPER_THREADS = "0"
MALLOC_CONF = "oversize_threshold:0,retain:true"
OMP_DYNAMIC = "false"
OMP_SCHEDULE = "static"
OMP_STACKSIZE = "128M"
OMP_THREAD_LIMIT = "96"
```

Environment variables set by runcpu during the 621.wrf_s peak run:

```
GOMP_CPU_AFFINITY = "0-95"
```

Environment variables set by runcpu during the 628.pop2_s peak run:

```
GOMP_CPU_AFFINITY = "0-95"
```

Environment variables set by runcpu during the 649.fotonik3d_s peak run:

```
GOMP_CPU_AFFINITY = "0-95"
```

```
PGHPF_ZMEM = "yes"
```

Environment variables set by runcpu during the 654.roms_s peak run:

```
GOMP_CPU_AFFINITY = "0 48 1 49 2 50 3 51 4 52 5 53 6 54 7 55 8 56 9 57 10 58 11 59 12 60 13 61 14 62 15 63
 16 64 17 65 18 66 19 67 20 68 21 69 22 70 23 71 24 72 25 73 26 74 27 75 28 76 29 77 30 78 31 79 32 80
 33 81 34 82 35 83 36 84 37 85 38 86 39 87 40 88 41 89 42 90 43 91 44 92 45 93 46 94 47 95"
```

General Notes

Binaries were compiled on a system with 2x AMD EPYC 9174F CPU + 1.5TiB Memory using RHEL 8.6

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS settings:

SMT Mode set to Disabled

NUMA nodes per socket set to NPS1

Determinism Slider set to Power

DF C-States set to Disabled

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Sat Aug 17 02:58:25 2024
```

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

1. uname -a
Linux localhost 5.14.21-150500.53-default #1 SMP PREEMPT_DYNAMIC Wed May 10 07:56:26 UTC 2023 (b630043)
x86_64 x86_64 x86_64 GNU/Linux

2. w
02:58:25 up 11:49, 1 user, load average: 0.00, 0.00, 0.00
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root ttym1 - 16:34 25.00s 1.24s 0.12s /bin/bash ./amd_speed_aocc400_znver4_A1.sh

3. Username
From environment variable \$USER: root

4. ulimit -a
core file size (blocks, -c) unlimited
data seg size (kbytes, -d) unlimited
scheduling priority (-e) 0
file size (blocks, -f) unlimited
pending signals (-i) 3093231
max locked memory (kbytes, -l) 2097152
max memory size (kbytes, -m) unlimited
open files (-n) 1024

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```
pipe size          (512 bytes, -p) 8
POSIX message queues   (bytes, -q) 819200
real-time priority      (-r) 0
stack size            (kbytes, -s) unlimited
cpu time              (seconds, -t) unlimited
max user processes     (-u) 3093231
virtual memory         (kbytes, -v) unlimited
file locks             (-x) unlimited

-----
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 34
login -- root
-bash
python3 ./run_amd_speed_aocc400_znver4_A1.py -b fpspeed
/bin/bash ./amd_speed_aocc400_znver4_A1.sh
runcpu --config amd_speed_aocc400_znver4_A1.cfg --tune all --reportable --iterations 3 fpspeed
runcpu --configfile amd_speed_aocc400_znver4_A1.cfg --tune all --reportable --iterations 3 --nopower
--runmode speed --tune base:peak --size test:train:refspeed fpspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.001/templogs/preenv.fpspeed.001.0.log --lognum 001.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

-----
6. /proc/cpuinfo
model name      : AMD EPYC 9654P 96-Core Processor
vendor_id       : AuthenticAMD
cpu family     : 25
model          : 17
stepping        : 1
microcode       : 0xa101148
bugs           : sysret_ss_attrs spectre_v1 spectre_v2 spec_store_bypass
TLB size        : 3584 4K pages
cpu cores      : 96
siblings        : 96
1 physical ids (chips)
96 processors (hardware threads)
physical id 0: core ids 0-7,16-23,32-39,48-55,64-71,80-87,96-103,112-119,128-135,144-151,160-167,176-183
physical id 0: apicids 0-7,16-23,32-39,48-55,64-71,80-87,96-103,112-119,128-135,144-151,160-167,176-183
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
virtualized systems. Use the above data carefully.

-----
7. lscpu
From lscpu from util-linux 2.37.4:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Address sizes:         52 bits physical, 57 bits virtual
Byte Order:             Little Endian
CPU(s):                96
On-line CPU(s) list:  0-95
Vendor ID:             AuthenticAMD
Model name:            AMD EPYC 9654P 96-Core Processor
CPU family:            25
Model:                 17
Thread(s) per core:   1
Core(s) per socket:   96
Socket(s):             1
Stepping:
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECspeed®2017_fp_base = 321

SPECspeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```

Frequency boost: enabled
CPU max MHz: 3707.8120
CPU min MHz: 1500.0000
BogoMIPS: 4792.58
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
       clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm
       constant_tsc rep_good amd_lbr_v2 nopl nonstop_tsc cpuid extd_apicid
       aperfmpfperf rapl pni pclmulqdq monitor ssse3 fma cx16 pcid sse4_1 sse4_2
       x2apic movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm
       extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt
       tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_13
       cdp_13 invpcid_single hw_pstate ssbd mba perfmon_v2 ibrs ibpb stibp
       vmmcall fsgsbase bml1 avx2 smep bmi2 erms invpcid cqmq rdt_a avx512f
       avx512dq rdseed adx smap avx512ifma clflushopt clwb avx512cd sha_ni
       avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqmq_llc cqmq_occup_llc
       cqmq_mbm_total cqmq_mbm_local avx512_bf16 clzero iperf xsaveerptr rdpru
       wbnoinvd amd_ppin cppc arat npt lbrv svm_lock nrrip_save tsc_scale
       vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic
       v_vmsave_vmload vgif v_spec_ctrl avx512vbmi umip pku ospke avx512_vbmi2
       gfni vaes vpclmulqdq avx512_vnni avx512_bitalg avx512_vpopcntdq la57 rdpid
       overflow_recov succor smca fsrm flush_lld

Virtualization: AMD-V
L1d cache: 3 MiB (96 instances)
L1i cache: 3 MiB (96 instances)
L2 cache: 96 MiB (96 instances)
L3 cache: 384 MiB (12 instances)
NUMA node(s): 1
NUMA node0 CPU(s): 0-95
Vulnerability Itlb multihit: Not affected
Vulnerability Lltf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Retpolines, IBPB conditional, IBRS_FW, STIBP disabled, RSB
filling, PBRSB-eIBRS Not affected
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

From lscpu --cache:
      NAME ONE-SIZE ALL-SIZE WAYS TYPE      LEVEL    SETS PHY-LINE COHERENCY-SIZE
      L1d     32K      3M     8 Data          1      64        1        64
      L1i     32K      3M     8 Instruction   1      64        1        64
      L2      1M      96M     8 Unified        2    2048        1        64
      L3     32M     384M    16 Unified       3   32768        1        64

-----
8. numactl --hardware
NOTE: a numactl 'node' might or might not correspond to a physical chip.
available: 1 nodes (0)
node 0 cpus: 0-95
node 0 size: 773338 MB
node 0 free: 771704 MB
node distances:
node 0
  0: 10

-----
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```
9. /proc/meminfo
MemTotal:      791898592 kB

-----
10. who -r
    run-level 3 Aug 16 15:12

-----
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
    Default Target      Status
    multi-user          running

-----
12. Services, from systemctl list-unit-files
    STATE            UNIT FILES
    enabled          YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ irqbalance issue-generator
                    kbdsettings klog lvm2-monitor nsqd postfix purge-kernels rollback rsyslog smartd sshd
                    systemd-pstore wickedd-wicked4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
    enabled-runtime   systemd-remount-fs
    disabled         autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                    chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                    firewalld gpm grub2-once haveged haveged-switch-root hv_fcopy_daemon hv_kvp_daemon
                    hv_vss_daemon hwloc-dump-hwdata ipmi ipmievrd issue-add-ssh-keys kexec-load ksm kvm_stat
                    lunmask man-db-create multipathd munge nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd
                    salt-minion serial-getty@ slurmd smartd_generate_opts snmpd snmptrapd svnservice
                    systemd-boot-check-no-failures systemd-network-generator systemd-sysext
                    systemd-time-wait-sync systemd-timesyncd udisks2 yppbind
    indirect         wickedd

-----
13. Linux kernel boot-time arguments, from /proc/cmdline
    BOOT_IMAGE=/boot/vmlinuz-5.14.21-150500.53-default
    root=UUID=e8c160f1-1c7f-452d-a482-9898e4af1927
    splash=silent
    mitigations=auto
    quiet
    security=apparmor

-----
14. cpupower frequency-info
analyzing CPU 0:
    current policy: frequency should be within 1.50 GHz and 2.40 GHz.
                    The governor "performance" may decide which speed to use
                    within this range.
    boost state support:
        Supported: yes
        Active: yes

-----
15. sysctl
    kernel.numa_balancing          0
    kernel.randomize_va_space       0
    vm.compaction_proactiveness    20
    vm.dirty_background_bytes       0
    vm.dirty_background_ratio       10
    vm.dirty_bytes                  0
    vm.dirty_expire_centisecs      3000
    vm.dirty_ratio                 8
    vm.dirty_writeback_centisecs   500
    vm.dirtytime_expire_seconds    43200
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```
vm.extfrag_threshold      500
vm.min_unmapped_ratio    1
vm.nr_hugepages          0
vm.nr_hugepages_mempolicy 0
vm.nr_overcommit_hugepages 0
vm.swappiness             1
vm.watermark_boost_factor 15000
vm.watermark_scale_factor 10
vm.zone_reclaim_mode      1
```

```
-----16. /sys/kernel/mm/transparent_hugepage
defrag      [always] defer defer+madvise madvise never
enabled     [always] madvise never
hpage_pmd_size 2097152
shmem_enabled always within_size advise [never] deny force
```

```
-----17. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs   60000
defrag                  1
max_ptes_none           511
max_ptes_shared          256
max_ptes_swap            64
pages_to_scan            4096
scan_sleep_millisecs    10000
```

```
-----18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP5
```

```
-----19. Disk information
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda3        btrfs 215G  8.0G  206G  4% /home
```

```
-----20. /sys/devices/virtual/dmi/id
Vendor:      Cisco Systems Inc
Product:     UCSC-C245-M8SX
Serial:      WZP2750Z0CS
```

```
-----21. dmidecode
Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
 12x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4800
```

```
-----22. BIOS
(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor:      Cisco Systems, Inc.
BIOS Version:     C245M8.4.3.4a.0.0520240849
BIOS Date:        05/20/2024
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

BIOS Revision: 5.27

Compiler Version Notes

```
=====
C           | 619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)
-----
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
-----


=====
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
-----
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
-----


=====
Fortran      | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)
-----
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
-----


=====
Fortran, C    | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)
-----
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
-----
```

Base Compiler Invocation

C benchmarks:

clang

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Base Compiler Invocation (Continued)

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactubSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_CASE_FLAG -Mbyteswapi -DSPEC_LP64
627.cam4_s: -DSPEC_CASE_FLAG -DSPEC_LP64
628.pop2_s: -DSPEC_CASE_FLAG -Mbyteswapi -DSPEC_LP64
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver4
-fveclib=AMDLIBM -ffast-math -fopenmp -flto -fstruct-layout=7
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -fstrip-mining -mllvm -reduce-array-computations=3
-DSPEC_OPENMP -zopt -fopenmp=libomp -lomp -lamdlibm -lamdalloc
-lflang

Fortran benchmarks:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-X86-prefetching -DSPEC_OPENMP -O3 -march=znver4
-fveclib=AMDLIBM -ffast-math -fopenmp -flto -Mrecursive
-funroll-loops -mllvm -lsr-in-nested-loop
-mllvm -reduce-array-computations=3 -zopt -fopenmp=libomp -lomp

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Base Optimization Flags (Continued)

Fortran benchmarks (continued):

-lamdlibm -lamdalloc -lflang

Benchmarks using both Fortran and C:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-X86-prefetching -O3 -march=znver4
-fveclib=AMDLIBM -ffast-math -fopenmp -flto -fstruct-layout=7
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -fstrip-mining -mllvm -reduce-array-computations=3
-DSPEC_OPENMP -zopt -Mrecursive -funroll-loops
-mllvm -lsr-in-nested-loop -fopenmp=libomp -lomp -lamdlibm -lamdallic
-lflang

Benchmarks using Fortran, C, and C++:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -O3 -march=znver4
-fveclib=AMDLIBM -ffast-math -fopenmp -flto -fstruct-layout=7
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -fstrip-mining -mllvm -reduce-array-computations=3
-DSPEC_OPENMP -zopt -mllvm -unroll-threshold=100 -finline-aggressive
-mllvm -loop-unswitch-threshold=200000 -Mrecursive -funroll-loops
-mllvm -lsr-in-nested-loop -fopenmp=libomp -lomp -lamdlibm -lamdallic
-lflang

Base Other Flags

C benchmarks:

-Wno-return-type -Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Benchmarks using both Fortran and C:

-Wno-return-type -Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-return-type -Wno-unused-command-line-argument



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Peak Compiler Invocation

C benchmarks:

clang

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: basepeak = yes

Fortran benchmarks:

603.bwaves_s: basepeak = yes

649.fotonik3d_s: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-X86-prefetching -DSPEC_OPENMP
-Ofast -march=znver4 -fveclib=AMDLIBM -ffast-math
-fopenmp -flto -Mrecursive
-mllvm -reduce-array-computations=3 -zopt -fopenmp=libomp
-lomp -lamdlibm -lamdaloc -lflang

654.roms_s: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-X86-prefetching -DSPEC_OPENMP
-Ofast -march=znver4 -fveclib=AMDLIBM -ffast-math

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Peak Optimization Flags (Continued)

654.roms_s (continued):

```
-fopenmp -Mrecursive -mllvm -reduce-array-computations=3  
-fvector-transform -fscalar-transform -fopenmp=libomp  
-lomp -lamdlibm -lamdaloc -lflang
```

Benchmarks using both Fortran and C:

```
621.wrf_s: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-enable-X86-prefetching -Ofast  
-march=znver4 -fveclib=AMDLIBM -ffast-math -fopenmp  
-flto -fstruct-layout=9 -mllvm -unroll-threshold=50  
-fremap-arrays -fstrip-mining  
-mllvm -inline-threshold=1000  
-mllvm -reduce-array-computations=3 -DSPEC_OPENMP -zopt  
-O3 -Mrecursive -funroll-loops -mllvm -lsr-in-nested-loop  
-fopenmp=libomp -lomp -lamdlibm -lamdaloc -lflang
```

627.cam4_s: basepeak = yes

```
628.pop2_s: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-enable-X86-prefetching -Ofast  
-march=znver4 -fveclib=AMDLIBM -ffast-math -fopenmp  
-flto -fstruct-layout=9 -mllvm -unroll-threshold=50  
-fremap-arrays -fstrip-mining  
-mllvm -inline-threshold=1000  
-mllvm -reduce-array-computations=3 -DSPEC_OPENMP -zopt  
-Mrecursive -fvector-transform -fscalar-transform  
-fopenmp=libomp -lomp -lamdlibm -lamdaloc -lflang
```

Benchmarks using Fortran, C, and C++:

607.cactusBSSN_s: basepeak = yes

Peak Other Flags

C benchmarks:

```
-Wno-return-type -Wno-unused-command-line-argument
```

Fortran benchmarks:

```
-Wno-unused-command-line-argument
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECSpeed®2017_fp_base = 321

SPECSpeed®2017_fp_peak = 325

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Peak Other Flags (Continued)

Benchmarks using both Fortran and C:

-Wno-return-type -Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-return-type -Wno-unused-command-line-argument

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc400-flags.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v3-revA.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc400-flags.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v3-revA.xml>

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-08-17 02:58:24-0400.

Report generated on 2024-09-11 09:38:52 by CPU2017 PDF formatter v6716.

Originally published on 2024-09-10.