



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECSpeed®2017_int_base = 15.2

SPECSpeed®2017_int_peak = 15.4

CPU2017 License: 9019


Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022



| Hardware | | Software | |
|------------|------------------------------------|-------------------|---|
| CPU Name: | Intel Xeon Gold 6434H | OS: | SUSE Linux Enterprise Server 15 SP4 |
| Max MHz: | 4100 | Compiler: | 5.14.21-150400.22-default |
| Nominal: | 3700 | Parallel: | C/C++: Version 2023.0 of Intel oneAPI DPC++/C++ Compiler for Linux; |
| Enabled: | 32 cores, 4 chips | Firmware: | Fortran: Version 2023.0 of Intel Fortran Compiler for Linux; |
| Orderable: | 1,2,3,4 Chips | File System: | xfs |
| Cache L1: | 32 KB I + 48 KB D on chip per core | System State: | Run level 3 (multi-user) |
| L2: | 2 MB I+D on chip per core | Base Pointers: | 64-bit |
| L3: | 22.5 MB I+D on chip per chip | Peak Pointers: | 64-bit |
| Other: | None | Other: | jemalloc memory allocator V5.0.1 |
| Memory: | 2 TB (32 x 64 GB 2Rx4 PC5-4800B-R) | Power Management: | BIOS set to prefer power save with minimal impact on performance |
| Storage: | 1 x 1.9 TB SSD SATA | | |
| Other: | None | | |



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|---------------------------------------|---------|-------------------|--------------------|--------------------|--------------------|--------------------|--------------------|---------|-------------------|--------------------|--------------------|--------------------|-------------------|--------------------|
| | Threads | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Threads | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 600.perlbench_s | 32 | 177 | 10.0 | 178 | 9.98 | <u>178</u> | <u>9.99</u> | 32 | 164 | 10.8 | <u>166</u> | <u>10.7</u> | 166 | 10.7 |
| 602.gcc_s | 32 | <u>324</u> | <u>12.3</u> | 326 | 12.2 | 324 | 12.3 | 32 | 310 | 12.8 | 309 | 12.9 | <u>310</u> | <u>12.8</u> |
| 605.mcf_s | 32 | 199 | 23.8 | 200 | 23.6 | <u>199</u> | <u>23.7</u> | 32 | 199 | 23.8 | 200 | 23.6 | <u>199</u> | <u>23.7</u> |
| 620.omnetpp_s | 32 | <u>165</u> | <u>9.91</u> | 169 | 9.66 | 164 | 9.93 | 32 | <u>165</u> | <u>9.91</u> | 169 | 9.66 | 164 | 9.93 |
| 623.xalancbmk_s | 32 | 46.2 | 30.7 | <u>46.3</u> | <u>30.6</u> | 46.7 | 30.4 | 32 | 46.2 | 30.7 | <u>46.3</u> | <u>30.6</u> | 46.7 | 30.4 |
| 625.x264_s | 32 | 78.2 | 22.6 | 78.4 | 22.5 | <u>78.3</u> | <u>22.5</u> | 32 | 75.1 | 23.5 | <u>75.2</u> | <u>23.5</u> | 75.2 | 23.4 |
| 631.deepsjeng_s | 32 | <u>190</u> | <u>7.53</u> | 190 | 7.54 | 190 | 7.53 | 32 | <u>190</u> | <u>7.53</u> | 190 | 7.54 | 190 | 7.53 |
| 641.leela_s | 32 | 278 | 6.15 | 278 | 6.15 | <u>278</u> | <u>6.15</u> | 32 | 278 | 6.15 | 278 | 6.15 | <u>278</u> | <u>6.15</u> |
| 648.exchange2_s | 32 | 108 | 27.2 | <u>108</u> | <u>27.2</u> | 108 | 27.2 | 32 | 108 | 27.2 | <u>108</u> | <u>27.2</u> | 108 | 27.2 |
| 657.xz_s | 32 | 241 | 25.7 | 239 | 25.8 | <u>241</u> | <u>25.7</u> | 32 | 241 | 25.7 | 239 | 25.8 | <u>241</u> | <u>25.7</u> |
| SPECspeed®2017_int_base = 15.2 | | | | | | | | | | | | | | |
| SPECspeed®2017_int_peak = 15.4 | | | | | | | | | | | | | | |

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

SPEC has ruled that the compiler used for this result was performing a compilation that specifically improves the performance of the 523.xalancbmk_r / 623.xalancbmk_s benchmarks using a priori knowledge of the SPEC code and dataset to perform a transformation that has narrow applicability.

In order to encourage optimizations that have wide applicability (see rule 1.4 https://www.spec.org/cpu2017/Docs/runrules.html#rule_1.4), SPEC will no longer publish results using this optimization.

This result is left in the SPEC results database for historical reference.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/CPU/cpu2017/lib/intel64:/home/CPU/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

General Notes (Continued)

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology set to Disabled

Sub NUMA Clustering set to Disabled

LLC Dead Line set to Disabled

ADDC Sparing set to Disabled

Processor C6 Report set to Enabled

UPI Link Enablement 1

UPI Power Management Enabled

```
Sysinfo program /home/CPU/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Wed Jul 26 19:32:19 2023
```

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
 2. w
 3. Username
 4. ulimit -a
 5. sysinfo process ancestry
 6. /proc/cpuinfo
 7. lscpu
 8. numactl --hardware
 9. /proc/meminfo
 10. who -r
 11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
 12. Services, from systemctl list-unit-files
 13. Linux kernel boot-time arguments, from /proc/cmdline
 14. cpupower frequency-info
 15. sysctl
 16. /sys/kernel/mm/transparent_hugepage
 17. /sys/kernel/mm/transparent_hugepage/khugepaged
 18. OS release
 19. Disk information
 20. /sys/devices/virtual/dmi/id
 21. dmidecode
 22. BIOS
-

1. uname -a

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H,
3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
Linux localhost 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18 UTC 2022 (49db222)
x86_64 x86_64 x86_64 GNU/Linux

-----
2. w
 19:32:19 up 4:51, 1 user, load average: 5.79, 5.49, 3.30
USER   TTY      FROM          LOGIN@    IDLE   JCPU   PCPU WHAT
root   tty1     -           14:47    3:12m  2.39s  0.35s -bash

-----
3. Username
From environment variable $USER: root

-----
4. ulimit -a
core file size          (blocks, -c) unlimited
data seg size            (kbytes, -d) unlimited
scheduling priority      (-e) 0
file size                (blocks, -f) unlimited
pending signals          (-i) 8255758
max locked memory        (kbytes, -l) 64
max memory size          (kbytes, -m) unlimited
open files               (-n) 1024
pipe size                (512 bytes, -p) 8
POSIX message queues     (bytes, -q) 819200
real-time priority       (-r) 0
stack size               (kbytes, -s) unlimited
cpu time                 (seconds, -t) unlimited
max user processes        (-u) 8255758
virtual memory            (kbytes, -v) unlimited
file locks               (-x) unlimited

-----
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
-bash
runcpu --define default-platform-flags -c ic2023.0-lin-sapphirerapids-speed-20221201 --define cores=32
--tune all -o all --define drop_caches intspeed
runcpu --define default-platform-flags --configfile ic2023.0-lin-sapphirerapids-speed-20221201 --define
cores=32 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune base:peak
--size refspeed intspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.009/templogs/preenv.intspeed.009.0.log --lognum 009.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/CPU/cpu2017

-----
6. /proc/cpuinfo
model name      : Intel(R) Xeon(R) Gold 6434H
vendor_id       : GenuineIntel
cpu family     : 6
model          : 143
stepping        : 8
microcode      : 0x2b000461
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs
cpu cores      : 8
siblings        : 8
4 physical ids (chips)
32 processors (hardware threads)
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
physical id 0: core ids 0-7
physical id 1: core ids 0-7
physical id 2: core ids 0-7
physical id 3: core ids 0-7
physical id 0: apicids 0,2,4,6,8,10,12,14
physical id 1: apicids 128,130,132,134,136,138,140,142
physical id 2: apicids 256,258,260,262,264,266,268,270
physical id 3: apicids 384,386,388,390,392,394,396,398
```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.37.2:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Address sizes: 46 bits physical, 57 bits virtual
Byte Order: Little Endian
CPU(s): 32
On-line CPU(s) list: 0-31
Vendor ID: GenuineIntel
Model name: Intel(R) Xeon(R) Gold 6434H
CPU family: 6
Model: 143
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 4
Stepping: 8
CPU max MHz: 4100.0000
CPU min MHz: 800.0000
BogoMIPS: 7400.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
       clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
       lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
       nonstop_tsc cpuid aperf fmpf perf tsc_known_freq pni pclmulqdq dtes64 monitor
       ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1
       sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand
      lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cat_12 cdp_13
       invpcid_single intel_ppin cdp_12 ssbd mba ibrs ibpb stibp ibrs_enhanced
       tpr_shadow vnni flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle
       avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
       avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
       xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
       cqm_mbm_local split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida
       arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pkru
       ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
       tme avx512_vpocntdq la57 rdpid bus_lock_detect cldemote movdir64b
       enqcmd fsrm md_clear serialize tsxlptrk pconfig arch_lbr avx512_fp16
       amx_tile flush_l1d arch_capabilities
Virtualization: VT-x
L1d cache: 1.5 MiB (32 instances)
L1i cache: 1 MiB (32 instances)
L2 cache: 64 MiB (32 instances)
L3 cache: 90 MiB (4 instances)
NUMA node(s): 4
NUMA node0 CPU(s): 0-7
NUMA node1 CPU(s): 8-15
NUMA node2 CPU(s): 16-23
NUMA node3 CPU(s): 24-31
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

| | |
|----------------------------------|---|
| Vulnerability Itlb multihit: | Not affected |
| Vulnerability Llftf: | Not affected |
| Vulnerability Mds: | Not affected |
| Vulnerability Meltdown: | Not affected |
| Vulnerability Spec store bypass: | Mitigation; Speculative Store Bypass disabled via prctl and seccomp |
| Vulnerability Spectre v1: | Mitigation; usercopy/swaps barriers and __user pointer sanitization |
| Vulnerability Spectre v2: | Mitigation; Enhanced IBRS, IBPB conditional, RSB filling |
| Vulnerability Srbds: | Not affected |
| Vulnerability Tsx async abort: | Not affected |

From lscpu --cache:

| NAME | ONE-SIZE | ALL-SIZE | WAYS | TYPE | LEVEL | SETS | PHY-LINE | COHERENCY-SIZE |
|------|----------|----------|------|-------------|-------|-------|----------|----------------|
| L1d | 48K | 1.5M | 12 | Data | 1 | 64 | 1 | 64 |
| L1i | 32K | 1M | 8 | Instruction | 1 | 64 | 1 | 64 |
| L2 | 2M | 64M | 16 | Unified | 2 | 2048 | 1 | 64 |
| L3 | 22.5M | 90M | 15 | Unified | 3 | 24576 | 1 | 64 |

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)

node 0 cpus: 0-7

node 0 size: 515736 MB

node 0 free: 514601 MB

node 1 cpus: 8-15

node 1 size: 516059 MB

node 1 free: 515448 MB

node 2 cpus: 16-23

node 2 size: 516093 MB

node 2 free: 514364 MB

node 3 cpus: 24-31

node 3 size: 516073 MB

node 3 free: 510187 MB

node distances:

node 0 1 2 3

0: 10 21 21 21

1: 21 10 21 21

2: 21 21 10 21

3: 21 21 21 10

9. /proc/meminfo

MemTotal: 2113498392 kB

10. who -r

run-level 3 Jul 26 14:40

11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)

Default Target Status

multi-user running

12. Services, from systemctl list-unit-files

STATE UNIT FILES

enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ haveged irqbalance

issue-generator kbdsettings klog lvm2-monitor nsqd postfix purge-kernels rollback rsyslog

smartd sshd wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny

enabled-runtime systemd-remount-fs

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H,
3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
disabled      autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
               chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
               firewalld gpm grub2-once haveged-switch-root ipmi ipmievfd issue-add-ssh-keys kexec-load
               ksm kvm_stat lunmask man-db-create multipathd nfs nfs-blkmap rdisc rpcbind rpmconfigcheck
               rsyncd serial-getty@ smartd_generate_opts snmpd snmptrapd svnserve
               systemd-boot-check-no-failures systemd-network-generator systemd-sysext
               systemd-time-wait-sync systemd-timesyncd udisks2
indirect      wickedd

-----
13. Linux kernel boot-time arguments, from /proc/cmdline
  BOOT_IMAGE=/boot/vmlinuz-5.14.21-150400.22-default
  root=UUID=e21e8d67-b30a-4ea7-8055-b0885f263ec2
  splash=silent
  mitigations=auto
  quiet
  security=apparmor

-----
14. cpupower frequency-info
  analyzing CPU 0:
    current policy: frequency should be within 800 MHz and 4.10 GHz.
    The governor "powersave" may decide which speed to use
    within this range.
  boost state support:
    Supported: yes
    Active: yes

-----
15. sysctl
  kernel.numa_balancing          1
  kernel.randomize_va_space      0
  vm.compaction_proactiveness   20
  vm.dirty_background_bytes      0
  vm.dirty_background_ratio     10
  vm.dirty_bytes                 0
  vm.dirty_expire_centisecs    3000
  vm.dirty_ratio                 8
  vm.dirty_writeback_centisecs  500
  vm.dirtytime_expire_seconds   43200
  vm.extfrag_threshold          500
  vm.min_unmapped_ratio         1
  vm.nr_hugepages                0
  vm.nr_hugepages_mempolicy      0
  vm.nr_overcommit_hugepages     0
  vm.swappiness                  1
  vm.watermark_boost_factor     15000
  vm.watermark_scale_factor      10
  vm.zone_reclaim_mode           1

-----
16. /sys/kernel/mm/transparent_hugepage
  defrag      [always] defer defer+madvise madvise never
  enabled      [always] madvise never
  hpage_pmd_size 2097152
  shmem_enabled always within_size advise [never] deny force

-----
17. /sys/kernel/mm/transparent_hugepage/khugepaged
  alloc_sleep_millisecs 60000
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
defrag          1
max_ptes_none 511
max_ptes_shared 256
max_ptes_swap 64
pages_to_scan 4096
scan_sleep_millisecs 10000
```

```
-----  
18. OS release  
From /etc/*-release /etc/*-version  
os-release SUSE Linux Enterprise Server 15 SP4
```

```
-----  
19. Disk information  
SPEC is set to: /home/CPU/cpu2017  
Filesystem      Type  Size  Used  Avail Use% Mounted on  
/dev/sdal       xfs   1.8T  15G   1.8T   1%  /home/CPU
```

```
-----  
20. /sys/devices/virtual/dmi/id  
Vendor:        Cisco Systems Inc  
Product:       UCSX-410C-M7  
Serial:        FCH264873NP
```

```
-----  
21. dmidecode  
Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section.  
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately  
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the  
"DMTF SMBIOS" standard.  
Memory:  
4x 0xAD00 HMCG94MEBRA121N 64 GB 2 rank 4800  
28x 0xAD00 HMCG94MEBRA123N 64 GB 2 rank 4800
```

```
-----  
22. BIOS  
(This section combines info from /sys/devices and dmidecode.)  
BIOS Vendor:    Cisco Systems, Inc.  
BIOS Version:   X410M7.5.1.1e.0.0524232049  
BIOS Date:      05/24/2023  
BIOS Revision:  5.29
```

Compiler Version Notes

```
=====  
C      | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak)  
| 657.xz_s(base, peak)
```

```
-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
```

```
=====  
C++    | 620.omnetpp_s(base, peak) 623.xalancbk_s(base, peak) 631.deepsjeng_s(base, peak)  
| 641.leela_s(base, peak)
```

```
-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H, 3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Compiler Version Notes (Continued)

```
=====
Fortran | 648.exchange2_s(base, peak)
```

```
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
```

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64

602.gcc_s: -DSPEC_LP64

605.mcf_s: -DSPEC_LP64

620.omnetpp_s: -DSPEC_LP64

623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX

625.x264_s: -DSPEC_LP64

631.deepsjeng_s: -DSPEC_LP64

641.leela_s: -DSPEC_LP64

648.exchange2_s: -DSPEC_LP64

657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

```
-m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -fno-finite-math-only
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-m64 -std=c++14 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-fno-finite-math-only
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H,
3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Base Optimization Flags (Continued)

C++ benchmarks (continued):

-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:

-m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -fsto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-fsto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

602.gcc_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-fsto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410c M7 (Intel Xeon Gold 6434H,
3.70GHz)

SPECspeed®2017_int_base = 15.2

SPECspeed®2017_int_peak = 15.4

CPU2017 License: 9019

Test Date: Jul-2023

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Peak Optimization Flags (Continued)

602.gcc_s (continued):

-ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -O3
-ffast-math -futo -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fopenmp -DSPEC_OPENMP
-fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

657.xz_s: basepeak = yes

C++ benchmarks:

620.omnetpp_s: basepeak = yes

623.xalancbmk_s: basepeak = yes

631.deepsjeng_s: basepeak = yes

641.leela_s: basepeak = yes

Fortran benchmarks:

648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revI.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revI.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2023-07-26 19:32:18-0400.

Report generated on 2024-01-29 18:01:46 by CPU2017 PDF formatter v6716.

Originally published on 2023-08-15.