



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3


**Test Date:** Dec-2021

**Test Sponsor:** HPE

**Hardware Availability:** Nov-2021

**Tested by:** HPE

**Software Availability:** Dec-2020



## Hardware

CPU Name: Intel Xeon Platinum 8362  
Max MHz: 3600  
Nominal: 2800  
Enabled: 64 cores, 2 chips, 2 threads/core  
Orderable: 1, 2 chip(s)  
Cache L1: 32 KB I + 48 KB D on chip per core  
L2: 1.25 MB I+D on chip per core  
L3: 48 MB I+D on chip per chip  
Other: None  
Memory: 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R)  
Storage: 1 x 800 GB SAS SSD, RAID 0  
Other: None

## OS:

Red Hat Enterprise Linux 8.3 (Ootpa)

Kernel 4.18.0-240.el8.x86\_64  
C/C++: Version 2021.1 of Intel oneAPI DPC++/C++  
Compiler Build 20201113 for Linux;  
Fortran: Version 2021.1 of Intel Fortran Compiler  
Classic Build 20201112 for Linux;  
C/C++: Version 2021.1 of Intel C/C++ Compiler  
Classic Build 20201112 for Linux

## Compiler:

No

HPE BIOS Version I44 v1.54 11/03/2021 released  
Nov-2021

## Firmware:

xfs

## File System:

Run level 3 (multi-user)

## System State:

64-bit

## Base Pointers:

64-bit

## Peak Pointers:

jemalloc memory allocator V5.0.1

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Date: Dec-2021

Test Sponsor: HPE

Hardware Availability: Nov-2021

Tested by: HPE

Software Availability: Dec-2020

## Software (Continued)

Power Management: BIOS set to prefer performance at the cost of additional power usage

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	128	<b>1780</b>	<b>721</b>	1782	720	1778	722	64	<b>879</b>	<b>730</b>	879	730	879	730
507.cactusBSSN_r	128	<b>263</b>	<b>617</b>	263	617	263	616	128	<b>263</b>	<b>617</b>	263	617	263	616
508.namd_r	128	<b>315</b>	<b>386</b>	314	387	315	386	128	<b>315</b>	<b>386</b>	314	387	315	386
510.parest_r	128	<b>1612</b>	<b>208</b>	1611	208	1617	207	64	<b>603</b>	<b>278</b>	599	280	603	278
511.povray_r	128	<b>524</b>	<b>570</b>	522	572	526	568	128	<b>456</b>	<b>655</b>	<b>459</b>	<b>652</b>	459	651
519.lbm_r	128	499	270	<b>499</b>	<b>270</b>	498	271	128	499	270	<b>499</b>	<b>270</b>	498	271
521.wrf_r	128	833	344	842	340	<b>835</b>	<b>343</b>	64	398	361	392	366	<b>394</b>	<b>364</b>
526.blender_r	128	380	513	381	511	<b>381</b>	<b>512</b>	128	380	513	381	511	<b>381</b>	<b>512</b>
527.cam4_r	128	449	499	<b>449</b>	<b>499</b>	447	501	128	449	499	<b>449</b>	<b>499</b>	447	501
538.imagick_r	128	239	1330	240	1330	<b>239</b>	<b>1330</b>	128	239	1330	240	1330	<b>239</b>	<b>1330</b>
544.nab_r	128	246	875	248	867	<b>247</b>	<b>871</b>	128	241	892	<b>244</b>	<b>883</b>	244	882
549.fotonik3d_r	128	<b>2175</b>	<b>229</b>	2175	229	2174	229	128	<b>2175</b>	<b>229</b>	2175	229	2174	229
554.roms_r	128	<b>1290</b>	<b>158</b>	1291	158	1288	158	64	526	194	<b>526</b>	<b>193</b>	527	193

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3 > /proc/sys/vm/drop\_caches

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

MALLOC\_CONF = "retain:true"



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

**Test Date:** Dec-2021

Test Sponsor: HPE

**Hardware Availability:** Nov-2021

Tested by: HPE

**Software Availability:** Dec-2020

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Red Hat Enterprise Linux 8.1

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Submitted\_by: "Bucek, James" <james.bucek@hpe.com>

Submitted: Wed Jan 12 10:02:51 EST 2022

Submission: cpu2017-20220103-30709.sub

## Platform Notes

BIOS Configuration:

Workload Profile set to General Throughput Compute

Memory Patrol Scrubbing set to Disabled

Advanced Memory Protection set to Advanced ECC

Last Level Cache (LLC) Prefetch set to Enabled

Last Level Cache (LLC) Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Thermal Configuration set to Maximum Cooling

Workload Profile set to Custom

DCU Stream Prefetcher set to Disabled

XPT Remote Prefetcher set to Enabled

Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on localhost.localdomain Thu Dec 9 07:03:08 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8362 CPU @ 2.80GHz

2 "physical id"s (chips)

128 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

SPECrate®2017\_fp\_base = 435

SPECrate®2017\_fp\_peak = 460

CPU2017 License: 3

Test Date: Dec-2021

Test Sponsor: HPE

Hardware Availability: Nov-2021

Tested by: HPE

Software Availability: Dec-2020

## Platform Notes (Continued)

excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 32  
siblings : 64  
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24  
25 26 27 28 29 30 31  
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24  
25 26 27 28 29 30 31

From lscpu from util-linux 2.32.1:

Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 128  
On-line CPU(s) list: 0-127  
Thread(s) per core: 2  
Core(s) per socket: 32  
Socket(s): 2  
NUMA node(s): 4  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 106  
Model name: Intel(R) Xeon(R) Platinum 8362 CPU @ 2.80GHz  
Stepping: 6  
CPU MHz: 2847.318  
BogoMIPS: 5600.00  
Virtualization: VT-x  
L1d cache: 48K  
L1i cache: 32K  
L2 cache: 1280K  
L3 cache: 49152K  
NUMA node0 CPU(s): 0-15,64-79  
NUMA node1 CPU(s): 16-31,80-95  
NUMA node2 CPU(s): 32-47,96-111  
NUMA node3 CPU(s): 48-63,112-127  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperf mpf perf pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 invpcid\_single ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid ept\_ad fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local split\_lock\_detect wbnoinvd dtherm ida arat pln pts avx512vbmi umip pkru ospke avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vnni avx512\_bitalg tme avx512\_vpopcntdq la57 rdpid md\_clear pconfig flush\_l1d arch\_capabilities

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Platform Notes (Continued)

```
/proc/cpuinfo cache data
cache size : 49152 KB
```

```
From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 64 65 66 67 68 69 70 71 72 73 74 75
76 77 78 79
node 0 size: 501720 MB
node 0 free: 514796 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 80 81 82 83 84 85 86 87 88
89 90 91 92 93 94 95
node 1 size: 502254 MB
node 1 free: 515708 MB
node 2 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 96 97 98 99 100 101 102
103 104 105 106 107 108 109 110 111
node 2 size: 501656 MB
node 2 free: 515790 MB
node 3 cpus: 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 112 113 114 115 116 117
118 119 120 121 122 123 124 125 126 127
node 3 size: 502061 MB
node 3 free: 515766 MB
node distances:
node 0 1 2 3
 0: 10 20 30 30
 1: 20 10 30 30
 2: 30 30 10 20
 3: 30 30 20 10
```

```
From /proc/meminfo
MemTotal:      2113473820 kB
HugePages_Total:      0
Hugepagesize:     2048 kB
```

```
/sbin/tuned-adm active
Current active profile: throughput-performance
```

```
From /etc/*release* /etc/*version*
os-release:
NAME="Red Hat Enterprise Linux"
VERSION="8.3 (Ootpa)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="8.3"
PLATFORM_ID="platform:el8"
PRETTY_NAME="Red Hat Enterprise Linux 8.3 (Ootpa)"
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Platform Notes (Continued)

ANSI\_COLOR="0;31"

redhat-release: Red Hat Enterprise Linux release 8.3 (Ootpa)

system-release: Red Hat Enterprise Linux release 8.3 (Ootpa)

system-release-cpe: cpe:/o:redhat:enterprise\_linux:8.3:ga

uname -a:

Linux localhost.localdomain 4.18.0-240.el8.x86\_64 #1 SMP Wed Sep 23 05:13:10 EDT 2020  
x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):

Not affected

CVE-2018-3620 (L1 Terminal Fault):

Not affected

Microarchitectural Data Sampling:

Not affected

CVE-2017-5754 (Meltdown):

Not affected

CVE-2018-3639 (Speculative Store Bypass):

Mitigation: Speculative Store  
Bypass disabled via prctl and  
seccomp

CVE-2017-5753 (Spectre variant 1):

Mitigation: usercopy/swaps  
barriers and \_\_user pointer  
sanitization

CVE-2017-5715 (Spectre variant 2):

Mitigation: Enhanced IBRS, IBPB:  
conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected

CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Dec 9 07:02

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	670G	109G	561G	17%	/home

From /sys/devices/virtual/dmi/id

Vendor:

HPE

Product:

Synergy 480 Gen10 Plus

Product Family:

Synergy

Serial:

CN70330Q5F

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

32x Micron 36ASF8G72PZ-3G2B2 64 GB 2 rank 3200

BIOS:

BIOS Vendor: HPE

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Platform Notes (Continued)

BIOS Version: I44  
BIOS Date: 11/03/2021  
BIOS Revision: 1.54  
Firmware Revision: 2.40

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Compiler Version Notes (Continued)

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C, Fortran | 507.cactusBSSN\_r(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Compiler Version Notes (Continued)

=====

Fortran, C | 521.wrf\_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on

  Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
  64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on

  Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
  Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran, C | 521.wrf\_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on

  Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
  64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on

  Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
  Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

SPECrate®2017\_fp\_base = 435

SPECrate®2017\_fp\_peak = 460

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using Fortran, C, and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

521.wrf\_r: ifort icc

527.cam4\_r: ifort icx

Benchmarks using both C and C++:

511.povray\_r: icpc icc

526.blender\_r: icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -festo  
-Ofast -qopt-mem-layout-trans=4  
-fimf-accuracy-bits=14:sqrt  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fsto -mfpmath=sse -funroll-loops

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

## Peak Optimization Flags (Continued)

510.parest\_r (continued):

```
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Fortran benchmarks:

```
503.bwaves_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

```
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revG.html>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus  
(2.80 GHz, Intel Xeon Platinum 8362)

**SPECrate®2017\_fp\_base = 435**

**SPECrate®2017\_fp\_peak = 460**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Dec-2021

**Hardware Availability:** Nov-2021

**Software Availability:** Dec-2020

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revG.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-12-08 20:33:08-0500.

Report generated on 2022-01-18 18:58:42 by CPU2017 PDF formatter v6442.

Originally published on 2022-01-18.