



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021



Hardware

CPU Name: AMD EPYC 7352
 Max MHz: 3200
 Nominal: 2300
 Enabled: 48 cores, 2 chips, 2 threads/core
 Orderable: 1,2 chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 512 KB I+D on chip per core
 L3: 128 MB I+D on chip per chip,
 16 MB shared / 3 cores
 Other: None
 Memory: 2 TB (16 x 128 GB 4Rx4 PC4-3200V-L)
 Storage: 1 x 960 GB M.2 SSD SATA
 Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP3 (x86_64)
 kernel version
 5.3.18-57-default
 Compiler: C/C++/Fortran: Version 3.0.0 of AOCC
 Parallel: No
 Firmware: Version 4.2.1c released Aug-2021
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc: jemalloc memory allocator library v5.1.0
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2021
Hardware Availability: Jun-2021
Software Availability: Jun-2021

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	96	1624	593	<u>1625</u>	<u>592</u>	1627	592	24	404	595	<u>403</u>	<u>597</u>	403	597
507.cactuBSSN_r	96	250	487	<u>250</u>	<u>486</u>	251	484	96	248	490	<u>247</u>	<u>492</u>	246	493
508.namd_r	96	367	249	<u>365</u>	<u>250</u>	364	251	96	366	249	<u>365</u>	<u>250</u>	365	250
510.parest_r	96	1187	211	<u>1175</u>	<u>214</u>	1167	215	48	<u>350</u>	<u>359</u>	350	359	350	359
511.povray_r	96	<u>627</u>	<u>357</u>	628	357	626	358	96	<u>627</u>	<u>357</u>	628	357	626	358
519.lbm_r	96	667	152	<u>667</u>	<u>152</u>	667	152	96	667	152	667	152	<u>667</u>	<u>152</u>
521.wrf_r	96	615	350	610	352	<u>611</u>	<u>352</u>	96	615	350	610	352	<u>611</u>	<u>352</u>
526.blender_r	96	398	368	397	368	<u>398</u>	<u>368</u>	96	398	368	397	368	<u>398</u>	<u>368</u>
527.cam4_r	96	<u>477</u>	<u>352</u>	476	353	483	348	96	468	359	<u>469</u>	<u>358</u>	471	356
538.imagick_r	96	184	1300	<u>184</u>	<u>1300</u>	199	1200	96	183	1300	<u>183</u>	<u>1300</u>	183	1300
544.nab_r	96	339	477	341	474	<u>340</u>	<u>475</u>	96	339	477	341	474	<u>340</u>	<u>475</u>
549.fotonik3d_r	96	1789	209	<u>1790</u>	<u>209</u>	1790	209	48	876	213	<u>876</u>	<u>213</u>	877	213
554.roms_r	96	1020	150	<u>1019</u>	<u>150</u>	1017	150	48	430	177	<u>429</u>	<u>178</u>	428	178

SPECrate®2017_fp_base = **337**

SPECrate®2017_fp_peak = **357**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The AMD64 AOCC Compiler Suite is available at <http://developer.amd.com/amd-aocc/>

Submit Notes

The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
To free node-local memory and avoid remote memory usage,
'sysctl -w vm.zone_reclaim_mode=1' run as root.

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Operating System Notes (Continued)

To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
To disable address space layout randomization (ASLR) to reduce run-to-run variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

To enable Transparent Hugepages (THP) for all allocations, 'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and 'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =  
    "/home/cpu2017/amd_rate_aocc300_milan_B_lib/lib;/home/cpu2017/amd_rate_a  
    occ300_milan_B_lib/lib32:"  
MALLOCONF = "retain:true"
```

General Notes

Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using OpenSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)

jemalloc 5.1.0 is available here:

<https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2>

Platform Notes

BIOS Configuration

SMT Mode set to Auto

NUMA nodes per socket set to NPS4

ACPI SRAT L3 Cache As NUMA Domain set to Enabled

DRAM Scrub Time set to Disabled

Determinism Slider set to Power

Memory Interleaving set to Auto

APBDIS set to 1

Sysinfo program /home/cpu2017/bin/sysinfo

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Platform Notes (Continued)

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Fri Oct 8 07:31:28 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : AMD EPYC 7352 24-Core Processor
 2 "physical id"s (chips)
 96 "processors"
```

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 24
siblings  : 48
physical 0: cores 0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30
physical 1: cores 0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30
```

From lscpu from util-linux 2.36.2:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
Address sizes:         43 bits physical, 48 bits virtual
CPU(s):                96
On-line CPU(s) list:   0-95
Thread(s) per core:    2
Core(s) per socket:    24
Socket(s):             2
NUMA node(s):         16
Vendor ID:             AuthenticAMD
CPU family:            23
Model:                 49
Model name:            AMD EPYC 7352 24-Core Processor
Stepping:              0
Frequency boost:       enabled
CPU MHz:               1767.431
CPU max MHz:           2300.0000
CPU min MHz:           1500.0000
BogoMIPS:              4591.00
Virtualization:        AMD-V
L1d cache:             1.5 MiB
L1i cache:             1.5 MiB
L2 cache:              24 MiB
L3 cache:              256 MiB
NUMA node0 CPU(s):    0-2,48-50
NUMA node1 CPU(s):    3-5,51-53
NUMA node2 CPU(s):    6-8,54-56
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Platform Notes (Continued)

```

NUMA node3 CPU(s):          9-11,57-59
NUMA node4 CPU(s):          12-14,60-62
NUMA node5 CPU(s):          15-17,63-65
NUMA node6 CPU(s):          18-20,66-68
NUMA node7 CPU(s):          21-23,69-71
NUMA node8 CPU(s):          24-26,72-74
NUMA node9 CPU(s):          27-29,75-77
NUMA node10 CPU(s):         30-32,78-80
NUMA node11 CPU(s):         33-35,81-83
NUMA node12 CPU(s):         36-38,84-86
NUMA node13 CPU(s):         39-41,87-89
NUMA node14 CPU(s):         42-44,90-92
NUMA node15 CPU(s):         45-47,93-95
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:         Not affected
Vulnerability Mds:          Not affected
Vulnerability Meltdown:     Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1:    Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:    Mitigation; Full AMD retpoline, IBPB conditional, IBRS_FW, STIBP conditional, RSB filling
Vulnerability Srbds:         Not affected
Vulnerability Tsx async abort: Not affected
Flags:                        fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate sme ssbd mba sev ibrs ibpb stibp vmmcall sev_es fsgsbase bml avx2 smep bmi2 cqm rdt_a rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsavec cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local clzero irperf xsaveerptr wbnoinvd arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif umip rdpid overflow_recov succor smca

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	32K	1.5M	8	Data	1	64	1	64
L1i	32K	1.5M	8	Instruction	1	64	1	64
L2	512K	24M	8	Unified	2	1024	1	64
L3	16M	256M	16	Unified	3	16384	1	64

/proc/cpuinfo cache data
cache size : 512 KB

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Platform Notes (Continued)

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 16 nodes (0-15)
node 0 cpus: 0 1 2 48 49 50
node 0 size: 128839 MB
node 0 free: 128548 MB
node 1 cpus: 3 4 5 51 52 53
node 1 size: 129021 MB
node 1 free: 128814 MB
node 2 cpus: 6 7 8 54 55 56
node 2 size: 129022 MB
node 2 free: 128708 MB
node 3 cpus: 9 10 11 57 58 59
node 3 size: 128987 MB
node 3 free: 128775 MB
node 4 cpus: 12 13 14 60 61 62
node 4 size: 129022 MB
node 4 free: 128804 MB
node 5 cpus: 15 16 17 63 64 65
node 5 size: 129021 MB
node 5 free: 128823 MB
node 6 cpus: 18 19 20 66 67 68
node 6 size: 129022 MB
node 6 free: 128818 MB
node 7 cpus: 21 22 23 69 70 71
node 7 size: 129009 MB
node 7 free: 128801 MB
node 8 cpus: 24 25 26 72 73 74
node 8 size: 129022 MB
node 8 free: 128797 MB
node 9 cpus: 27 28 29 75 76 77
node 9 size: 129021 MB
node 9 free: 128813 MB
node 10 cpus: 30 31 32 78 79 80
node 10 size: 129022 MB
node 10 free: 128820 MB
node 11 cpus: 33 34 35 81 82 83
node 11 size: 129021 MB
node 11 free: 128815 MB
node 12 cpus: 36 37 38 84 85 86
node 12 size: 129022 MB
node 12 free: 128821 MB
node 13 cpus: 39 40 41 87 88 89
node 13 size: 129021 MB
node 13 free: 128821 MB
node 14 cpus: 42 43 44 90 91 92

```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2021
Hardware Availability: Jun-2021
Software Availability: Jun-2021

Platform Notes (Continued)

```

node 14 size: 129022 MB
node 14 free: 128819 MB
node 15 cpus: 45 46 47 93 94 95
node 15 size: 129020 MB
node 15 free: 128714 MB
node distances:
node  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
 0: 10 11 12 12 12 12 12 12 12 32 32 32 32 32 32 32
 1: 11 10 12 12 12 12 12 12 12 32 32 32 32 32 32 32
 2: 12 12 10 11 12 12 12 12 12 32 32 32 32 32 32 32
 3: 12 12 11 10 12 12 12 12 12 32 32 32 32 32 32 32
 4: 12 12 12 12 10 11 12 12 12 32 32 32 32 32 32 32
 5: 12 12 12 12 11 10 12 12 12 32 32 32 32 32 32 32
 6: 12 12 12 12 12 12 10 11 12 32 32 32 32 32 32 32
 7: 12 12 12 12 12 12 11 10 12 32 32 32 32 32 32 32
 8: 32 32 32 32 32 32 32 32 10 11 12 12 12 12 12 12
 9: 32 32 32 32 32 32 32 32 11 10 12 12 12 12 12 12
10: 32 32 32 32 32 32 32 32 12 12 10 11 12 12 12 12
11: 32 32 32 32 32 32 32 32 12 12 11 10 12 12 12 12
12: 32 32 32 32 32 32 32 32 12 12 12 12 10 11 12 12
13: 32 32 32 32 32 32 32 32 12 12 12 12 11 10 12 12
14: 32 32 32 32 32 32 32 32 12 12 12 12 12 12 10 11
15: 32 32 32 32 32 32 32 32 12 12 12 12 12 12 11 10

```

```

From /proc/meminfo
MemTotal:      2113656412 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

```

```

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP3"
VERSION_ID="15.3"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP3"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp3"

```

```

uname -a:
Linux localhost 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9) x86_64
x86_64 x86_64 GNU/Linux

```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Platform Notes (Continued)

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Full AMD retpoline, IBPB: conditional, IBRS_FW, STIBP: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Oct 8 00:05

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdd3	xfs	881G	11G	870G	2%	/

From /sys/devices/virtual/dmi/id

Vendor:	Cisco Systems Inc
Product:	UCSC-C245-M6SX
Serial:	WZP25130VQ2

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M386AAG40AM3-CWE 128 GB 4 rank 3200

BIOS:

BIOS Vendor:	Cisco Systems Inc
BIOS Version:	C245M6.4.2.1c.0.0806211349
BIOS Date:	08/06/2021
BIOS Revision:	5.14

(End of data from sysinfo program)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Compiler Version Notes

```
=====
C | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
  | 544.nab_r(base, peak)
=====
```

```
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
=====
```

```
=====
C++ | 508.namd_r(base, peak) 510.parest_r(base, peak)
=====
```

```
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
=====
```

```
=====
C++, C | 511.povray_r(base, peak) 526.blender_r(base, peak)
=====
```

```
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
=====
```

```
=====
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
=====
```

```
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
=====
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Compiler Version Notes (Continued)

```

Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----

```

```

=====
Fortran          | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                  | 554.roms_r(base, peak)
-----

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----

```

```

=====
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
-----

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----

```

Base Compiler Invocation

C benchmarks:
clang

C++ benchmarks:
clang++

Fortran benchmarks:
flang

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_CASE_FLAG -Mbyteswapio -DSPEC_LP64
526.blender_r: -funsigned-char -D__BOOL_DEFINED -DSPEC_LP64
527.cam4_r: -DSPEC_CASE_FLAG -DSPEC_LP64
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-m64 -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-freemap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -z muldefs
-lamdlibm -ljemalloc -lflang -lflangrti
```

C++ benchmarks:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Base Optimization Flags (Continued)

C++ benchmarks (continued):

```
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false
-z muldefs -lamdlibm -ljemalloc -lflang -lflangrti
```

Fortran benchmarks:

```
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Hz,1,0x1 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -z muldefs -lamdlibm -ljemalloc
-lflang -lflangrti
```

Benchmarks using both Fortran and C:

```
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -Hz,1,0x1
-Kieee -Mrecursive -mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop -z muldefs
-lamdlibm -ljemalloc -lflang -lflangrti
```

Benchmarks using both C and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Base Optimization Flags (Continued)

Benchmarks using both C and C++ (continued):

```

-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-freemap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-partial-unswitch -mllvm -unroll-threshold=100
-finline-aggressive -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -convert-pow-exp-to-int=false
-z muldefs -lamdlibm -ljemalloc -lflang -lflangrti

```

Benchmarks using Fortran, C, and C++:

```

-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-freemap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-partial-unswitch -mllvm -unroll-threshold=100
-finline-aggressive -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -convert-pow-exp-to-int=false
-Hz,1,0x1 -Kieee -Mrecursive -mllvm -fuse-tile-inner-loop
-funroll-loops -mllvm -lsr-nested-loop -z muldefs -lamdlibm
-ljemalloc -lflang -lflangrti

```

Base Other Flags

C benchmarks:

-Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Benchmarks using both Fortran and C:

-Wno-unused-command-line-argument

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Base Other Flags (Continued)

Benchmarks using both C and C++:

-Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-unused-command-line-argument

Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -m64 -flto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=7
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Peak Optimization Flags (Continued)

519.lbm_r (continued):

```
-mllvm -unroll-threshold=50 -fremap-arrays  
-flv-function-specialization -mllvm -inline-threshold=1000  
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true  
-mllvm -function-specialize -mllvm -enable-licm-vrp  
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

538.imagick_r: Same as 519.lbm_r

544.nab_r: basepeak = yes

C++ benchmarks:

```
508.namd_r: -m64 -std=c++98 -mno-adx -mno-sse4a  
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false  
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast  
-march=znver3 -fveclib=AMDLIBM -finline-aggressive  
-mllvm -unroll-threshold=100 -flv-function-specialization  
-mllvm -enable-licm-vrp -mllvm -reroll-loops  
-mllvm -aggressive-loop-unswitch  
-mllvm -reduce-array-computations=3  
-mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc
```

```
510.parest_r: -m64 -std=c++98 -mno-adx -mno-sse4a  
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false  
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-suppress-fmas  
-Wl,-mllvm -Wl,-function-specialize -Ofast -march=znver3  
-fveclib=AMDLIBM -finline-aggressive  
-mllvm -unroll-threshold=100 -flv-function-specialization  
-mllvm -enable-licm-vrp -mllvm -reroll-loops  
-mllvm -aggressive-loop-unswitch  
-mllvm -reduce-array-computations=3  
-mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc
```

Fortran benchmarks:

```
503.bwaves_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching  
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast  
-march=znver3 -fveclib=AMDLIBM -Kieee -Mrecursive
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Peak Optimization Flags (Continued)

503.bwaves_r (continued):

```
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-lamdlibm -ljemalloc -lflang -lflangrti
```

549.fotonik3d_r: Same as 503.bwaves_r

```
554.roms_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -Kieee -Mrecursive
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-Hz,1,0x1 -mllvm -fuse-tile-inner-loop -lamdlibm
-ljemalloc -lflang -lflangrti
```

Benchmarks using both Fortran and C:

521.wrf_r: basepeak = yes

```
527.cam4_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-force-vector-interleave=1 -Ofast
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=7
-mllvm -unroll-threshold=50 -fremap-arrays
-flv-function-specialization -mllvm -inline-threshold=1000
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -O3 -ffast-math
-funroll-loops -mllvm -extra-vectorizer-passes
-mllvm -lsr-in-nested-loop -Mrecursive -lamdlibm
-ljemalloc -lflang -lflangrti
```

Benchmarks using both C and C++:

511.povray_r: basepeak = yes

526.blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -Wl,-mllvm -Wl,-enable-licm-vrp
-flto -Wl,-mllvm -Wl,-function-specialize
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

```
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3
-fveclib=AMDLIBM -fstruct-layout=7 -mllvm -unroll-threshold=50
-freemap-arrays -flv-function-specialization
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true -mllvm -function-specialize
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -unroll-threshold=100 -mllvm -loop-unswitch-threshold=200000
-finline-aggressive -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes
-mllvm -convert-pow-exp-to-int=false -Kieee -Mrecursive -lamdlibm
-ljemalloc -lflang -lflangrti
```

Peak Other Flags

C benchmarks:

```
-Wno-unused-command-line-argument
```

C++ benchmarks:

```
-Wno-unused-command-line-argument
```

Fortran benchmarks:

```
-Wno-unused-command-line-argument
```

Benchmarks using both Fortran and C:

```
-Wno-unused-command-line-argument
```

Benchmarks using both C and C++:

```
-Wno-unused-command-line-argument
```

Benchmarks using Fortran, C, and C++:

```
-Wno-unused-command-line-argument
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revC.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revC.xml>



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECrate®2017_fp_base = 337

SPECrate®2017_fp_peak = 357

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-10-08 10:31:27-0400.

Report generated on 2021-10-28 11:35:24 by CPU2017 PDF formatter v6442.

Originally published on 2021-10-26.