



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting**

**rules. Specifically, the submitter has notified SPEC that the system was run**

**with a CPU that is not supported by Cisco with the given system configuration.**

### Threads

600.perlbench\_s

602.gcc\_s

605.mcf\_s

620.omnetpp\_s

623.xalancbmk\_s

625.x264\_s

631.deepsjeng\_s

641.leela\_s

648.exchange2\_s

657.xz\_s

### Hardware

CPU Name: Intel Xeon Platinum 8256

Max MHz: 3900

Nominal: 3800

Enabled: 8 cores, 2 chips

Orderable: 1,2 Chips

Cache L1: 32 KB I + 32 KB D on chip per core

L2: 1 MB I+D on chip per core

L3: 16.5 MB I+D on chip per chip

Other: None

Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)

Storage: 1 x 1.9 TB SSD SAS

Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64) 4.12.14-23-default

Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;  
Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux

Parallel: Yes

Firmware: Version 4.0.4d released May-2019

File System: xfs

System State: Run level 3 (multi-user)

Base Pointers: 64-bit

Peak Pointers: 64-bit

Other: jemalloc memory allocator V5.0.1

Power Management: --



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting**

**rules. Specifically, the submitter has notified SPEC that the system was run**

**with a CPU that is not supported by Cisco with the given system configuration.**

## Results Table

Benchmark	Base						Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
602.gcc_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
605.mcf_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
620.omnetpp_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
623.xalancbmk_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
625.x264_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
631.deepsjeng_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
641.leela_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
648.exchange2_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
657.xz_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

OMP\_STACK\_SIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5974 Fri Aug 23 09:19:19 9bcde8f2999c33d61f64985e45859ea9

running on linux-rt5 Fri Aug 23 14:10:50 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8256 CPU @ 3.80GHz

2 "physical id"s (chips)

"processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 4

siblings : 4

physical 0: cores 1 2 4 13

physical 1: cores 1 2 12 13

From lscpu:

Architecture: x86\_64

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting**

**rules. Specifically, the submitter has notified SPEC that the system was run**

**with a CPU that is not supported by Cisco with the given system configuration.**

### Platform Notes (Continued)

```

CPU op-mode(s):      32-bit, 64-bit
Byte Order:          Little Endian
CPU(s):              8
On-line CPU(s) list: 0-7
Thread(s) per core: 1
Core(s) per socket: 4
Socket(s):           2
NUMA node(s):       2
Vendor ID:           GenuineIntel
CPU family:          63
Model:               85
Model name:          Intel(R) Xeon(R) Platinum 8256 CPU @ 3.80GHz
Stepping:            0
CPU MHz:             3800.000
CPU max MHz:         3900.0000
CPU min MHz:         1200.0000
BogoMIPS:            7600.00
Virtualization:     VT-x
L1d cache:           32K
L1i cache:           32K
L2 cache:            1024K
L3 cache:            16896K
NUMA node0 CPU(s):  0-3
NUMA node1 CPU(s):  4-7
Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sbno fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
ospke avx512_vnni arch_capabilities ssbd

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting**

**rules. Specifically, the submitter has notified SPEC that the system was run**

**with a CPU that is not supported by Cisco with the given system configuration.**

### Platform Notes (Continued)

```
/proc/cpuinfo cache data
cache size : 16896 KB
```

```
From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
```

```
available: 2 nodes (0-1)
```

```
node 0 cpus: 0 1 2 3
```

```
node 0 size: 385606 MB
```

```
node 0 free: 385112 MB
```

```
node 1 cpus: 4 5 6 7
```

```
node 1 size: 387059 MB
```

```
node 1 free: 386618 MB
```

```
node distances:
```

```
node 0 1
```

```
0: 10 21
```

```
1: 21 10
```

```
From /proc/meminfo
```

```
MemTotal: 79209960 kB
```

```
HugePages_Total: 0
```

```
Hugepagesize: 2048 kB
```

```
From /etc/*release* /etc/*version*
```

```
NAME="SLES"
```

```
VERSION="15"
```

```
VERSION_ID="15"
```

```
PRETTY_NAME="SUSE Linux Enterprise Server 15"
```

```
ID="sles"
```

```
ID_LIKE="suse"
```

```
ANSI_COLOR="0;32"
```

```
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:
```

```
Linux linux-4vt5 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
```

```
x86_64 x86_64 x86_64 GNU/Linux
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Results

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

### Platform Notes (Continued)

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Not affected  
CVE-2017-5753 (Spectre variant 1): Mitigation: \_\_user pointer sanitization  
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS\_FW

run-level 3 Aug 23 14:07

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Avail	Use%	Mounted on
/dev/sdal	xfs	220G	20G	204G	9% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.4d.0.0506190827 05/06/2019

Memory:

2 x 0xC00 M3914K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

### Compiler Version Notes

```
=====  
C | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,  
  | peak) 625.x264_s(base, peak) 657.xz_s(base, peak)  
=====
```

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

```
=====  
C++ | 620.omnetpp_s(base, peak) 623.xalanbmk_s(base, peak)  
  | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)  
=====
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Results

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Compiler Version Notes (Continued)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 648.exchange2\_s (base, peak)  
-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

602.gcc\_s: -DSPEC\_LP64

605.mcf\_s: -DSPEC\_LP64

620.omnetpp\_s: -DSPEC\_LP64

623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX

625.x264\_s: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Base Portability Flags (Continued)

631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -openmp -DSPEC\_OPENMP  
-L/usr/local/jc5.0.1\_64/lib -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/intel/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc

Fortran benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
-lqkmalloc

## Peak Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting**

**rules. Specifically, the submitter has notified SPEC that the system was run**

**with a CPU that is not supported by Cisco with the given system configuration.**

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
602.gcc_s: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
605.perlbench_s: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
625.x264_s: -w1, -z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
657.xz_s: -w1, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECspeed®2017\_int\_base =

SPECspeed®2017\_int\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Peak Optimization Flags (Continued)

```
620.omnettp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-DSPEC_SUPPRESS_OPENMP
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
623.xalancbmk_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

631.deepsjeng\_s: Same as 623.xalancbmk\_s

641.leela\_s: Same as 623.xalancbmk\_s

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-real-lh
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.5 on 2019-08-23 04:40:50-0400.

Report generated on 2020-07-02 19:31:25 by CPU2017 PDF formatter v6255.

Originally published on 2019-09-19.