



SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint®2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016



Hardware

CPU Name: Intel Xeon E5-4660 v4
CPU Characteristics: Intel Turbo Boost Technology up to 3.00 GHz
CPU MHz: 2200
FPU: Integrated
CPU(s) enabled: 64 cores, 4 chips, 16 cores/chip
CPU(s) orderable: 2,4 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 40 MB I+D on chip per chip
Other Cache: None
Memory: 1 TB (32 x 32 GB 2Rx4 PC4-2400T-R)
Disk Subsystem: 1 x 300 GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
Compiler: C/C++: Version 17.0.0.098 of Intel C/C++ Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Mar-2017
Hardware Availability: Jun-2016
Software Availability: Sep-2016

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	282	34.6	283	34.5	<u>283</u>	<u>34.5</u>	<u>246</u>	<u>39.7</u>	246	39.7	246	39.7
401.bzip2	441	21.9	<u>441</u>	<u>21.9</u>	443	21.8	441	21.9	440	22.0	<u>440</u>	<u>22.0</u>
403.gcc	245	32.9	<u>244</u>	<u>33.0</u>	243	33.1	<u>241</u>	<u>33.4</u>	243	33.1	240	33.5
429.mcf	151	60.5	157	58.1	<u>157</u>	<u>58.1</u>	153	59.7	155	59.0	<u>154</u>	<u>59.3</u>
445.gobmk	401	26.1	<u>402</u>	<u>26.1</u>	402	26.1	<u>396</u>	<u>26.5</u>	396	26.5	396	26.5
456.hammer	<u>127</u>	<u>73.6</u>	127	73.5	127	73.6	<u>127</u>	<u>73.6</u>	127	73.5	127	73.6
458.sjeng	413	29.3	412	29.4	<u>413</u>	<u>29.3</u>	<u>402</u>	<u>30.1</u>	402	30.1	402	30.1
462.libquantum	2.37	8760	2.31	8970	<u>2.33</u>	<u>8880</u>	2.37	8760	2.31	8970	<u>2.33</u>	<u>8880</u>
464.h264ref	436	50.8	437	50.6	<u>436</u>	<u>50.7</u>	436	50.8	437	50.6	<u>436</u>	<u>50.7</u>
471.omnetpp	<u>148</u>	<u>42.2</u>	147	42.4	155	40.2	125	49.9	125	50.1	<u>125</u>	<u>50.1</u>
473.astar	231	30.3	230	30.6	<u>230</u>	<u>30.5</u>	231	30.4	<u>230</u>	<u>30.5</u>	230	30.5
483.xalancbmk	103	67.1	106	65.2	<u>105</u>	<u>66.0</u>	<u>95.3</u>	<u>72.4</u>	95.9	71.9	95.0	72.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology option set to Disabled
 CPU performance set to Enterprise
 Power Technology set to Energy Efficient
 Energy Performance set to Balanced Performance
 Memory RAS configuration set to Maximum Performance
 Memory Power Saving Mode set to Disabled
 QPI Snoop Mode set to Home Directory Snoop with OSB
 Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
 Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
 running on linux-84bk Wed Mar 1 13:15:44 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) CPU E5-4660 v4 @ 2.20GHz
4 "physical id"s (chips)
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Platform Notes (Continued)

64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 16
siblings  : 16
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
cache size : 40960 KB
```

From /proc/meminfo

```
MemTotal:      1058474120 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

/usr/bin/lsb_release -d

```
SUSE Linux Enterprise Server 12 SP1
```

From /etc/*release* /etc/*version*

SuSE-release:

```
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 1
```

This file is deprecated and will be removed in a future service pack or release.

Please check /etc/os-release for details about this release.

os-release:

```
NAME="SLES"
VERSION="12-SP1"
VERSION_ID="12.1"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp1"
```

uname -a:

```
Linux linux-84bk 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Feb 28 21:47

SPEC is set to: /home/cpu2006-1.2

```
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sda7        xfs       236G  14G  223G   6% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Mar-2017
Hardware Availability: Jun-2016
Software Availability: Sep-2016

Platform Notes (Continued)

BIOS Cisco Systems, Inc. B420M4.3.1.2d.0.081120161622 08/11/2016

Memory:

32x 0xCE00 M393A4K40BB1-CRC 32 GB 2 rank 2400 MHz

16x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2006-1.2/libs/32:/home/cpu2006-1.2/libs/64:/home/cpu2006-1.2/sh10.2"

OMP_NUM_THREADS = "64"

Binaries compiled on a system with 1x Intel Core i7-4790K CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

445.gobmk: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

471.omnetpp: -DSPEC_CPU_LP64

473.astar: -DSPEC_CPU_LP64

483.xalanbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Mar-2017
Hardware Availability: Jun-2016
Software Availability: Sep-2016

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch
-auto-p32

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh10.2 -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

445.gobmk: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

C++ benchmarks (except as noted below):

icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

445.gobmk: -D_FILE_OFFSET_BITS=64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

471.omnetpp: -D_FILE_OFFSET_BITS=64

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Peak Optimization Flags

C benchmarks:

- 400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-prefetch
- 401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div -auto-ilp32 -qopt-prefetch
- 403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
-qopt-malloc-options=3 -auto-ilp32
- 429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
-qopt-prefetch -auto-p32
- 445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2)
- 456.hmmer: basepeak = yes
- 458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4
- 462.libquantum: basepeak = yes
- 464.h264ref: basepeak = yes

C++ benchmarks:

- 471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-ra-region-strategy=block
-Wl,-z,muldefs -L/sh10.2 -lsmarheap
- 473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-auto-p32 -Wl,-z,muldefs -L/sh10.2 -lsmarheap64
- 483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-Wl,-z,muldefs -L/sh10.2 -lsmarheap

Peak Other Flags

C benchmarks:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v4, 2.20 GHz)

SPECint2006 = 64.4

SPECint_base2006 = 61.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Peak Other Flags (Continued)

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revD.20170404.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revD.20170404.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Apr 20 12:02:20 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 20 April 2017.