SPECint_rate95

Siemens Nixdorf Informationssysteme

PRIMERGY-550

This result has been submitted to SPEC, see the disclaimer before studying any results.

If you wish to print this information we highly recommend using the postscript reporting page.


SPECint_rate95 33.2
SPECint_rate_base95 33.2

Benchmark # and Name Base # Copies Base Run Time Base SPEC Ratio Peak # Copies Peak Run Time Peak SPEC Ratio
099.go1120834.31120834.3
124.m88ksim146237.0146237.0
126.gcc151030.0151030.0
129.compress153030.6153030.6
130.li145937.2145937.2
132.ijpeg185825.2185825.2
134.perl141940.8141940.8
147.vortex173733.0173733.0
SPECint_rate_base95 33.2
SPECint_rate95 33.2

Tester Information:
SPEC License #: 22
Tested By: SNI, Augsburg / Germany
Test Date: Feb-96
Hardware Avail: Mar-96
Software Avail: Feb-96

Hardware Information:
Model Name: PRIMERGY-550
CPU: 133 MHz Pentium
FPU: Integrated
Number of CPU(s): 1
Primary Cache: 8KBI+8KBD on chip
Secondary Cache: 512KB(I+D) off chip
Other Cache: None
Memory: 128MB
Disk Subsystem: 2 x 2 GB
Other Hardware: Mylex DAC960 Controller

Software Information:
Operating System: Unixware 2.1
Compiler: Intel Reference Compiler 2.2 Beta
File System: UFS,VXFS
System State: Single User

Notes:

Compiled by Intel
Base and peak flags are the same and use Feedback Directed Optimization
Pass1: -tp p5 -ipo -prof_gen -ircdb_dir /tmp/IRCDB -dn
Pass2: -tp p5 -ipo -prof_use -ircdb_dir /tmp/IRCDB -dn
-ircdb_dir is a location flag and not an optimization flag
Portability: 124: -DSYSV -DLEHOST 130, 134, 147: -lm  132: -DSYSV  126: -lm -lc -L/usr/ucblib -lucb -lmalloc




Go To: [Home] [OSG] [CPU95] [Results]

This page was generated with rawformat (cd01-open).

webmaster@specbench.org
Tue May 14 17:03:46 PDT 1996

First published at SPEC.org on 14-May-1996


Copyright (c) 1996 Standard Performance Evaluation Corporation