



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Mar-2023

Software Availability: Dec-2022



### Hardware

CPU Name: Intel Xeon Gold 6421N  
 Max MHz: 3600  
 Nominal: 1800  
 Enabled: 32 cores, 1 chip, 2 threads/core  
 Orderable: 1 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 2 MB I+D on chip per core  
 L3: 60 MB I+D on chip per chip  
 Other: None  
 Memory: 512 GB (8 x 64 GB 2Rx4 PC5-4800B-R, running at 4400)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP4 5.14.21-150400.22-default  
 Compiler: C/C++: Version 2023.2.3 of Intel oneAPI DPC++/C++ Compiler for Linux;  
 Fortran: Version 2023.2.3 of Intel Fortran Compiler for Linux;  
 Parallel: No  
 Firmware: Version 4.3.2d released Nov-2023  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Feb-2024  
**Hardware Availability:** Mar-2023  
**Software Availability:** Dec-2022

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	64	430	1490	<b><u>430</u></b>	<b><u>1490</u></b>	431	1490	64	430	1490	<b><u>430</u></b>	<b><u>1490</u></b>	431	1490
507.cactuBSSN_r	64	<b><u>202</u></b>	<b><u>401</u></b>	202	401	203	400	32	93.7	432	93.5	433	<b><u>93.7</u></b>	<b><u>432</u></b>
508.namd_r	64	<b><u>318</u></b>	<b><u>191</u></b>	318	191	318	191	64	<b><u>318</u></b>	<b><u>191</u></b>	318	191	318	191
510.parest_r	64	1075	156	<b><u>1072</u></b>	<b><u>156</u></b>	1068	157	32	431	194	431	194	<b><u>431</u></b>	<b><u>194</u></b>
511.povray_r	64	482	310	482	310	<b><u>482</u></b>	<b><u>310</u></b>	64	474	315	474	315	<b><u>474</u></b>	<b><u>315</u></b>
519.lbm_r	64	369	183	<b><u>369</u></b>	<b><u>183</u></b>	369	183	64	369	183	<b><u>369</u></b>	<b><u>183</u></b>	369	183
521.wrf_r	64	552	260	548	262	<b><u>549</u></b>	<b><u>261</u></b>	32	<b><u>272</u></b>	<b><u>263</u></b>	272	263	271	265
526.blender_r	64	<b><u>327</u></b>	<b><u>298</u></b>	327	298	326	299	64	<b><u>327</u></b>	<b><u>298</u></b>	327	298	326	299
527.cam4_r	64	<b><u>337</u></b>	<b><u>332</u></b>	338	331	336	333	32	<b><u>187</u></b>	<b><u>300</u></b>	186	300	187	299
538.imagick_r	64	<b><u>194</u></b>	<b><u>819</u></b>	194	821	194	819	64	<b><u>194</u></b>	<b><u>819</u></b>	194	821	194	819
544.nab_r	64	230	468	230	469	<b><u>230</u></b>	<b><u>469</u></b>	64	230	468	230	469	<b><u>230</u></b>	<b><u>469</u></b>
549.fotonik3d_r	64	<b><u>980</u></b>	<b><u>254</u></b>	981	254	980	255	64	<b><u>980</u></b>	<b><u>254</u></b>	981	254	980	255
554.roms_r	64	<b><u>689</u></b>	<b><u>148</u></b>	688	148	691	147	32	326	156	<b><u>326</u></b>	<b><u>156</u></b>	327	156

SPECrate®2017\_fp\_base = **321**

SPECrate®2017\_fp\_peak = **327**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Red Hat Enterprise Linux 8.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Adjacent Cache Line Prefetcher set to Enabled

DCU streamer Prefetch set to Enabled

Enhanced CPU Performance set to Auto

LLC Dead Line set to Disabled

ADDDC Sparing set to Disabled

Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197

running on specsrv Thu Feb 1 04:34:05 2024

SUT (System Under Test) info as seen by some common utilities.

-----  
Table of contents  
-----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent\_hugepage
17. /sys/kernel/mm/transparent\_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

-----

1. uname -a  
Linux specsrv 5.14.21-150400.22-default #1 SMP PREEMPT\_DYNAMIC Wed May 11 06:57:18 UTC 2022 (49db222)  
x86\_64 x86\_64 x86\_64 GNU/Linux

-----

2. w

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Feb-2024  
**Hardware Availability:** Mar-2023  
**Software Availability:** Dec-2022

### Platform Notes (Continued)

```
04:34:05 up 2 min, 1 user, load average: 0.20, 0.15, 0.06
USER      TTY      FROM          LOGIN@      IDLE        JCPU        PCPU        WHAT
root      tty1     -             04:33      11.00s     1.07s     0.10s     -bash
```

3. Username  
From environment variable \$USER: root

4. ulimit -a  
core file size (blocks, -c) unlimited  
data seg size (kbytes, -d) unlimited  
scheduling priority (-e) 0  
file size (blocks, -f) unlimited  
pending signals (-i) 2062568  
max locked memory (kbytes, -l) 64  
max memory size (kbytes, -m) unlimited  
open files (-n) 1024  
pipe size (512 bytes, -p) 8  
POSIX message queues (bytes, -q) 819200  
real-time priority (-r) 0  
stack size (kbytes, -s) unlimited  
cpu time (seconds, -t) unlimited  
max user processes (-u) 2062568  
virtual memory (kbytes, -v) unlimited  
file locks (-x) unlimited

5. sysinfo process ancestry  
/usr/lib/systemd/systemd --switched-root --system --deserialize 30  
login -- root  
-bash  
-bash  
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=64 -c  
ic2023.2.3-lin-core-avx512-rate-20231121.cfg --reportable --iterations 3 --define smt-on --define cores=32  
--define physicalfirst --define invoke\_with\_interleave --define drop\_caches --tune all -o all fprate  
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=64 --configfile  
ic2023.2.3-lin-core-avx512-rate-20231121.cfg --reportable --iterations 3 --define smt-on --define cores=32  
--define physicalfirst --define invoke\_with\_interleave --define drop\_caches --tune all --output\_format all  
--nopower --runmode rate --tune base:peak --size refrate fprate --nopreenv --note-preenv --logfile  
\$SPEC/tmp/CPU2017.265/templogs/preenv.fprate.265.0.log --lognum 265.0 --from\_runcpu 2  
specperl \$SPEC/bin/sysinfo  
\$SPEC = /home/cpu2017

6. /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6421N  
vendor\_id : GenuineIntel  
cpu family : 6  
model : 143  
stepping : 8  
microcode : 0x2b0004b1  
bugs : spectre\_v1 spectre\_v2 spec\_store\_bypass swapgs  
cpu cores : 32  
siblings : 64  
1 physical ids (chips)  
64 processors (hardware threads)  
physical id 0: core ids 0-31  
physical id 0: apicids 0-63  
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Feb-2024  
**Hardware Availability:** Mar-2023  
**Software Availability:** Dec-2022

### Platform Notes (Continued)

virtualized systems. Use the above data carefully.

#### 7. lscpu

From lscpu from util-linux 2.37.2:

```

Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Address sizes: 46 bits physical, 57 bits virtual
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Vendor ID: GenuineIntel
Model name: Intel(R) Xeon(R) Gold 6421N
CPU family: 6
Model: 143
Thread(s) per core: 2
Core(s) per socket: 32
Socket(s): 1
Stepping: 8
CPU max MHz: 3600.0000
CPU min MHz: 800.0000
BogoMIPS: 3600.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
nonstop_tsc cpuid aperfperf tsc_known_freq pni pclmulqdq dtes64 monitor
ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1
sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand
lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3
invpcid_single intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced
tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmlil hle
avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
xsavesopt xsaves xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida
arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pku
ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
tme avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b
enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16
flush_lld arch_capabilities

Virtualization: VT-x
L1d cache: 1.5 MiB (32 instances)
L1i cache: 1 MiB (32 instances)
L2 cache: 64 MiB (32 instances)
L3 cache: 60 MiB (1 instance)
NUMA node(s): 2
NUMA node0 CPU(s): 0-15,32-47
NUMA node1 CPU(s): 16-31,48-63
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

```

From lscpu --cache:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

### Platform Notes (Continued)

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.5M	12	Data	1	64	1	64
L1i	32K	1M	8	Instruction	1	64	1	64
L2	2M	64M	16	Unified	2	2048	1	64
L3	60M	60M	15	Unified	3	65536	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0-15,32-47
node 0 size: 257689 MB
node 0 free: 256652 MB
node 1 cpus: 16-31,48-63
node 1 size: 257976 MB
node 1 free: 257286 MB
node distances:
node  0  1
  0: 10 12
  1: 12 10

```

9. /proc/meminfo

MemTotal: 528042152 kB

10. who -r

run-level 3 Feb 1 04:32

11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)

```

Default Target Status
multi-user      running

```

12. Services, from systemctl list-unit-files

```

STATE          UNIT FILES
enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ haveged irqbalance
                issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog
                smartd sshd wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny

enabled-runtime systemd-remount-fs

disabled       autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                firewallld gpm grub2-once haveged-switch-root ipmi ipmievld issue-add-ssh-keys kexec-load
                lunmask man-db-create multipathd nfs nfs-blkmap rdisc rpcbind rpmconfigcheck rsyncd
                serial-getty@ smartd_generate_opts snmpd snmptrapd svnserve systemd-boot-check-no-failures
                systemd-network-generator systemd-sysext systemd-time-wait-sync systemd-timesyncd udisks2

indirect       wickedd

```

13. Linux kernel boot-time arguments, from /proc/cmdline

```

BOOT_IMAGE=/boot/vmlinuz-5.14.21-150400.22-default
root=UUID=7a984919-bd0d-4451-8476-5139e3d5b29b
splash=silent
mitigations=auto
quiet
security=apparmor

```

14. cpupower frequency-info

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

### Platform Notes (Continued)

analyzing CPU 0:

current policy: frequency should be within 800 MHz and 3.60 GHz.  
The governor "performance" may decide which speed to use within this range.

boost state support:

Supported: yes

Active: yes

```
-----
15. sysctl
kernel.numa_balancing          1
kernel.randomize_va_space     2
vm.compaction_proactiveness   20
vm.dirty_background_bytes     0
vm.dirty_background_ratio     10
vm.dirty_bytes                 0
vm.dirty_expire_centisecs    3000
vm.dirty_ratio                 20
vm.dirty_writeback_centisecs  500
vm.dirtytime_expire_seconds  43200
vm.extfrag_threshold          500
vm.min_unmapped_ratio         1
vm.nr_hugepages                0
vm.nr_hugepages_mempolicy     0
vm.nr_overcommit_hugepages   0
vm.swappiness                  1
vm.watermark_boost_factor     15000
vm.watermark_scale_factor     10
vm.zone_reclaim_mode          0
-----
```

```
-----
16. /sys/kernel/mm/transparent_hugepage
defrag          always defer defer+madvice [madvice] never
enabled         [always] madvice never
hpage_pmd_size 2097152
shmem_enabled   always within_size advise [never] deny force
-----
```

```
-----
17. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs 60000
defrag                 1
max_ptes_none         511
max_ptes_shared       256
max_ptes_swap         64
pages_to_scan         4096
scan_sleep_millisecs 10000
-----
```

```
-----
18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP4
-----
```

```
-----
19. Disk information
SPEC is set to: /home/cpu2017
Filesystem  Type  Size  Used Avail Use% Mounted on
/dev/sdb3   xfs   220G  18G  203G   8% /
-----
```

```
-----
20. /sys/devices/virtual/dmi/id
-----
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

### Platform Notes (Continued)

Vendor: Cisco Systems Inc  
Product: UCSC-C240-M7SX  
Serial: WZP26330JLV

#### 21. dmidecode

Additional information from dmidecode 3.2 follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

**Memory:**

8x 0xCE00 M321R8GA0BB0-CQKDG 64 GB 2 rank 4800, configured at 4400

#### 22. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.  
BIOS Version: C240M7.4.3.2d.0.1101232037  
BIOS Date: 11/01/2023  
BIOS Revision: 5.31

### Compiler Version Notes

=====  
C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak) 544.nab\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====  
C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.  
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## Compiler Version Notes (Continued)

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak) 554.roms\_r(base, peak)

-----  
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.  
-----

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

-----  
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,  
1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## Base Portability Flags (Continued)

538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

### C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-Wno-implicit-int -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

### C++ benchmarks:

```
-w -std=c++14 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

### Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

### Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-Wno-implicit-int -nostandard-realloc-lhs -align array32byte -auto  
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

### Benchmarks using both C and C++:

```
-w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -Wno-implicit-int -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

### Benchmarks using Fortran, C, and C++:

```
-w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -Wno-implicit-int -nostandard-realloc-lhs  
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: basepeak = yes

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -w -std=c++14 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## Peak Optimization Flags (Continued)

Fortran benchmarks:

503.bwaves\_r: basepeak = yes

549.fotonik3d\_r: basepeak = yes

```
554.roms_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-Wno-implicit-int -nostandard-realloc-lhs -align array32byte -auto
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
511.povray_r: -w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -Wno-implicit-int
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

```
-w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revM.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revM.xml>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,  
1.80GHz)

SPECrate®2017\_fp\_base = 321

SPECrate®2017\_fp\_peak = 327

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2024

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.9 on 2024-02-01 07:34:04-0500.

Report generated on 2024-02-28 19:09:04 by CPU2017 PDF formatter v6716.

Originally published on 2024-02-27.