



# SPEC® CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018



### Hardware

CPU Name: Intel Xeon Silver 4216  
 Max MHz.: 3200  
 Nominal: 2100  
 Enabled: 32 cores, 2 chips  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 22 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)  
 Storage: 1 x 240 GB M.2 SATA SSD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64) 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.1.144 of Intel C/C++ Compiler Build 20181018 for Linux;  
 Fortran: Version 19.0.1.144 of Intel Fortran Compiler Build 20181018 for Linux  
 Parallel: Yes  
 Firmware: Version 4.0.3.34 released Mar-2019  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECSpeed2017\_fp\_base = 112

SPECSpeed2017\_fp\_peak = 113

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Apr-2019  
Hardware Availability: Apr-2019  
Software Availability: Nov-2018

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	32	133	443	134	440	<b>134</b>	<b>441</b>	32	134	441	133	442	<b>134</b>	<b>442</b>
607.cactuBSSN_s	32	132	126	<b>132</b>	<b>126</b>	133	126	32	133	126	132	126	<b>132</b>	<b>126</b>
619.lbm_s	32	65.1	80.4	<b>62.9</b>	<b>83.2</b>	62.8	83.4	32	62.7	83.5	<b>62.9</b>	<b>83.3</b>	62.9	83.2
621.wrf_s	32	<b>123</b>	<b>108</b>	123	108	123	107	32	115	115	116	114	<b>115</b>	<b>115</b>
627.cam4_s	32	124	71.3	<b>124</b>	<b>71.4</b>	124	71.5	32	<b>124</b>	<b>71.5</b>	124	71.4	124	71.5
628.pop2_s	32	196	60.5	193	61.4	<b>196</b>	<b>60.6</b>	32	195	60.8	<b>191</b>	<b>62.2</b>	190	62.5
638.imagick_s	32	171	84.5	158	91.3	<b>159</b>	<b>90.8</b>	32	158	91.3	158	91.1	<b>158</b>	<b>91.1</b>
644.nab_s	32	<b>104</b>	<b>168</b>	104	168	104	168	32	105	166	<b>104</b>	<b>168</b>	104	168
649.fotonik3d_s	32	<b>129</b>	<b>70.4</b>	130	70.0	129	70.7	32	129	70.7	130	70.0	<b>129</b>	<b>70.6</b>
654.roms_s	32	<b>115</b>	<b>137</b>	115	137	115	137	32	114	139	<b>114</b>	<b>138</b>	116	136

SPECSpeed2017\_fp\_base = **112**

SPECSpeed2017\_fp\_peak = **113**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"  
OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Disabled  
CPU performance set to Enterprise

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

## Platform Notes (Continued)

Power Performance Tuning set to OS Controls  
 SNC set to Disabled  
 IMC Interleaving set to Auto  
 Patrol Scrub set to Disabled  
 Sysinfo program /home/cpu2017/bin/sysinfo  
 Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9  
 running on linux-8ofr Mon Apr 29 06:20:44 2019

SUT (System Under Test) info as seen by some common utilities.  
 For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name      : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
   2 "physical id"s (chips)
   32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores    : 16
  siblings     : 16
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

```
From lscpu:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 32
On-line CPU(s) list:   0-31
Thread(s) per core:    1
Core(s) per socket:    16
Socket(s):              2
NUMA node(s):          2
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping:               6
CPU MHz:                2100.000
CPU max MHz:           3200.0000
CPU min MHz:           800.0000
BogoMIPS:               4200.00
Virtualization:        VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               22528K
```

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

### Platform Notes (Continued)

```

NUMA node0 CPU(s):    0-15
NUMA node1 CPU(s):    16-31
Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single mba tpr_shadow vnmi flexpriority ept vpid fsgsbase
tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f avx512dq
rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local ibpb ibrs stibp
dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni
arch_capabilities ssbd

```

```

/proc/cpuinfo cache data
cache size : 22528 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
node 0 size: 385634 MB
node 0 free: 384836 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
node 1 size: 387027 MB
node 1 free: 382514 MB
node distances:
node   0   1
  0:  10  21
  1:  21  10

```

```

From /proc/meminfo
MemTotal:      791206376 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

```

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

## Platform Notes (Continued)

uname -a:

```
Linux linux-8ofr 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW
```

run-level 3 Apr 29 00:51

SPEC is set to: /home/cpu2017

```
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda3 btrfs 222G 53G 169G 24% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.3.34.0301190218 03/01/2019

Memory:

24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

## Compiler Version Notes

=====  
CC 619.lbm\_s(base, peak) 638.imagick\_s(base, peak) 644.nab\_s(base, peak)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
FC 607.cactuBSSN\_s(base, peak)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

### Compiler Version Notes (Continued)

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
 Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
 64, Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====  
 FC 603.bwaves\_s(base) 649.fotonik3d\_s(base) 654.roms\_s(base, peak)  
 -----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
 64, Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====  
 FC 603.bwaves\_s(peak) 649.fotonik3d\_s(peak)  
 -----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
 64, Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====  
 CC 621.wrf\_s(base) 627.cam4\_s(base, peak) 628.pop2\_s(base)  
 -----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
 64, Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
 Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
 Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====  
 CC 621.wrf\_s(peak) 628.pop2\_s(peak)  
 -----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
 64, Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
 Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
 Version 19.0.1.144 Build 20181018  
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS C240 M5 (Intel Xeon Silver 4216,  
2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Nov-2018

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64  
607.cactuBSSN_s: -DSPEC_LP64  
619.lbm_s: -DSPEC_LP64  
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG  
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
-assume byterecl  
638.imagick_s: -DSPEC_LP64  
644.nab_s: -DSPEC_LP64  
649.fotonik3d_s: -DSPEC_LP64  
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-nostandard-realloc-lhs
```

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS C240 M5 (Intel Xeon Silver 4216,  
2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

## Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-nostandard-realloc-lhs
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP  
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3  
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4  
-qopenmp -nostandard-realloc-lhs
```

649.fotonik3d\_s: Same as 603.bwaves\_s

```
654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
```

(Continued on next page)





# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECspeed2017\_fp\_base = 112

SPECspeed2017\_fp\_peak = 113

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

## Peak Optimization Flags (Continued)

654.roms\_s (continued):

-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:

621.wrf\_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512

-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div

-qopt-mem-layout-trans=4 -DSPEC\_SUPPRESS\_OPENMP -qopenmp

-DSPEC\_OPENMP -nostandard-realloc-lhs

627.cam4\_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp

-DSPEC\_OPENMP -nostandard-realloc-lhs

628.pop2\_s: Same as 621.wrf\_s

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP

-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revI.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revI.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-04-29 09:20:43-0400.

Report generated on 2019-05-15 13:51:22 by CPU2017 PDF formatter v6067.

Originally published on 2019-05-14.