



SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018



Hardware

CPU Name: Intel Xeon Gold 6142M
 Max MHz.: 3700
 Nominal: 2600
 Enabled: 64 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 22 MB I+D on chip per chip
 Other: None
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 1 TB HDD, 7.2K RPM
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.120-92.70-default
 Compiler: C/C++: Version 19.0.0.117 of Intel C/C++ Compiler for Linux;
 Fortran: Version 19.0.0.117 of Intel Fortran Compiler for Linux
 Parallel: No
 Firmware: Version 3.1.3e released Jun-2018
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2019
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	128	1434	895	1435	894	1434	895	128	1435	894	1436	894	1436	894
507.cactuBSSN_r	128	565	287	563	288	562	288	128	563	288	564	288	563	288
508.namd_r	128	420	289	420	290	423	287	128	417	292	416	292	416	292
510.parest_r	128	1647	203	1644	204	1650	203	128	1650	203	1638	204	1652	203
511.povray_r	128	691	433	689	434	692	432	128	598	500	593	504	593	504
519.lbm_r	128	645	209	645	209	644	209	128	645	209	645	209	644	209
521.wrf_r	128	737	389	742	386	730	393	128	721	398	723	396	717	400
526.blender_r	128	494	395	492	396	494	395	128	493	395	493	395	493	395
527.cam4_r	128	522	429	521	430	523	428	128	511	438	512	437	513	436
538.imagick_r	128	354	899	355	896	355	896	128	355	897	355	898	355	896
544.nab_r	128	332	648	331	650	333	648	128	333	646	332	648	333	648
549.fotonik3d_r	128	1780	280	1778	280	1785	279	128	1780	280	1785	279	1780	280
554.roms_r	128	1208	168	1207	169	1203	169	128	1207	169	1201	169	1202	169

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation

Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2019
Hardware Availability: Aug-2017
Software Availability: Oct-2018

General Notes (Continued)

is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-9r4j Sat Feb 9 14:40:45 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name      : Intel(R) Xeon(R) Gold 6142M CPU @ 2.60GHz
 4 "physical id"s (chips)
128 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores      : 16
siblings       : 32
physical 0:    : cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1:    : cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 2:    : cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3:    : cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

```
From lscpu:
Architecture:    x86_64
CPU op-mode(s):  32-bit, 64-bit
Byte Order:      Little Endian
CPU(s):          128
On-line CPU(s) list:  0-127
Thread(s) per core:  2
Core(s) per socket: 16
Socket(s):       4
NUMA node(s):    8
Vendor ID:       GenuineIntel
CPU family:      6
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2019
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Platform Notes (Continued)

```

Model: 85
Model name: Intel(R) Xeon(R) Gold 6142M CPU @ 2.60GHz
Stepping: 4
CPU MHz: 3300.000
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 5194.38
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-3,8-11,64-67,72-75
NUMA node1 CPU(s): 4-7,12-15,68-71,76-79
NUMA node2 CPU(s): 16-19,24-27,80-83,88-91
NUMA node3 CPU(s): 20-23,28-31,84-87,92-95
NUMA node4 CPU(s): 32-35,40-43,96-99,104-107
NUMA node5 CPU(s): 36-39,44-47,100-103,108-111
NUMA node6 CPU(s): 48-51,56-59,112-115,120-123
NUMA node7 CPU(s): 52-55,60-63,116-119,124-127
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 22528 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 8 9 10 11 64 65 66 67 72 73 74 75
node 0 size: 192093 MB
node 0 free: 182461 MB
node 1 cpus: 4 5 6 7 12 13 14 15 68 69 70 71 76 77 78 79
node 1 size: 193528 MB
node 1 free: 186826 MB
node 2 cpus: 16 17 18 19 24 25 26 27 80 81 82 83 88 89 90 91
node 2 size: 193528 MB
node 2 free: 187123 MB
node 3 cpus: 20 21 22 23 28 29 30 31 84 85 86 87 92 93 94 95

```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Platform Notes (Continued)

```

node 3 size: 193528 MB
node 3 free: 186779 MB
node 4 cpus: 32 33 34 35 40 41 42 43 96 97 98 99 104 105 106 107
node 4 size: 193528 MB
node 4 free: 186945 MB
node 5 cpus: 36 37 38 39 44 45 46 47 100 101 102 103 108 109 110 111
node 5 size: 193528 MB
node 5 free: 187299 MB
node 6 cpus: 48 49 50 51 56 57 58 59 112 113 114 115 120 121 122 123
node 6 size: 193528 MB
node 6 free: 186972 MB
node 7 cpus: 52 53 54 55 60 61 62 63 116 117 118 119 124 125 126 127
node 7 size: 193525 MB
node 7 free: 187131 MB
node distances:
node  0  1  2  3  4  5  6  7
  0:  10  11  21  21  21  21  21  21
  1:  11  10  21  21  21  21  21  21
  2:  21  21  10  11  21  21  21  21
  3:  21  21  11  10  21  21  21  21
  4:  21  21  21  21  10  11  21  21
  5:  21  21  21  21  11  10  21  21
  6:  21  21  21  21  21  21  10  11
  7:  21  21  21  21  21  21  11  10

```

From /proc/meminfo

```

MemTotal:      1583913184 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

From /etc/*release* /etc/*version*

SuSE-release:

```

SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2

```

```

# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.

```

os-release:

```

NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

uname -a:

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Platform Notes (Continued)

```
Linux linux-9r4j 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown): Mitigation: PTI
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: IBRS+IBPB
```

```
run-level 3 Dec 31 19:13
```

SPEC is set to: /home/cpu2017

```
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdal xfs 930G 86G 845G 10% /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018

Memory:

```
48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====
CC 519.lbm_r(base) 538.imagick_r(base, peak) 544.nab_r(base, peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CC 519.lbm_r(peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CXXC 508.namd_r(base) 510.parest_r(base, peak)
-----
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Compiler Version Notes (Continued)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
 CXXC 508.namd_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
 CC 511.povray_r(base) 526.blender_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
 Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
 CC 511.povray_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
 Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
 FC 507.cactuBSSN_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
 Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
 Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
 Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.0.117 Build 20180804
 Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Compiler Version Notes (Continued)

=====
FC 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
FC 554.roms_r(peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
CC 521.wrf_r(base) 527.cam4_r(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
CC 521.wrf_r(peak) 527.cam4_r(peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M,
2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Base Compiler Invocation (Continued)

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64

507.cactuBSSN_r: -DSPEC_LP64

508.namd_r: -DSPEC_LP64

510.parest_r: -DSPEC_LP64

511.povray_r: -DSPEC_LP64

519.lbm_r: -DSPEC_LP64

521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian

526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char

527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG

538.imagick_r: -DSPEC_LP64

544.nab_r: -DSPEC_LP64

549.fotonik3d_r: -DSPEC_LP64

554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

-ffinite-math-only -qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

-ffinite-math-only -qopt-mem-layout-trans=3

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Base Optimization Flags (Continued)

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab_r: Same as 538.imagick_r

C++ benchmarks:

```
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d_r: Same as 503.bwaves_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECrate2017_fp_base = 370

SPECrate2017_fp_peak = 376

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Peak Optimization Flags (Continued)

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

```
526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -auto
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-02-09 14:40:44-0500.

Report generated on 2019-03-05 15:57:05 by CPU2017 PDF formatter v6067.

Originally published on 2019-03-05.