



# SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018



### Hardware

CPU Name: Intel Xeon Gold 5118  
 Max MHz.: 3200  
 Nominal: 2300  
 Enabled: 48 cores, 4 chips, 2 threads/core  
 Orderable: 2,4 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 16.5 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R, running at 2400)  
 Storage: 1 x 1 TB HDD, 7.2K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.120-92.70-default  
 Compiler: C/C++: Version 19.0.0.117 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 19.0.0.117 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 3.1.3e released Jun-2018  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Feb-2019  
**Hardware Availability:** Aug-2017  
**Software Availability:** Oct-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	96	1280	752	1282	751	<b><u>1281</u></b>	<b><u>752</u></b>	96	1281	751	1280	752	<b><u>1281</u></b>	<b><u>752</u></b>
507.cactuBSSN_r	96	565	215	567	215	<b><u>566</u></b>	<b><u>215</u></b>	96	566	215	566	215	<b><u>566</u></b>	<b><u>215</u></b>
508.namd_r	96	<b><u>481</u></b>	<b><u>190</u></b>	483	189	480	190	96	<b><u>480</u></b>	<b><u>190</u></b>	481	190	479	190
510.parest_r	96	1613	156	1618	155	<b><u>1617</u></b>	<b><u>155</u></b>	96	1622	155	<b><u>1618</u></b>	<b><u>155</u></b>	1618	155
511.povray_r	96	750	299	754	297	<b><u>752</u></b>	<b><u>298</u></b>	96	635	353	<b><u>638</u></b>	<b><u>351</u></b>	638	351
519.lbm_r	96	<b><u>587</u></b>	<b><u>172</u></b>	587	173	587	172	96	<b><u>554</u></b>	<b><u>183</u></b>	552	183	555	182
521.wrf_r	96	<b><u>704</u></b>	<b><u>306</u></b>	704	306	694	310	96	<b><u>684</u></b>	<b><u>315</u></b>	681	316	691	311
526.blender_r	96	523	279	523	280	<b><u>523</u></b>	<b><u>280</u></b>	96	<b><u>523</u></b>	<b><u>279</u></b>	523	279	522	280
527.cam4_r	96	614	274	<b><u>620</u></b>	<b><u>271</u></b>	620	271	96	600	280	593	283	<b><u>595</u></b>	<b><u>282</u></b>
538.imagick_r	96	417	573	420	568	<b><u>418</u></b>	<b><u>572</u></b>	96	416	574	<b><u>418</u></b>	<b><u>571</u></b>	420	569
544.nab_r	96	382	423	386	419	<b><u>385</u></b>	<b><u>420</u></b>	96	385	419	<b><u>384</u></b>	<b><u>420</u></b>	383	422
549.fotonik3d_r	96	1545	242	1569	239	<b><u>1566</u></b>	<b><u>239</u></b>	96	1550	241	<b><u>1561</u></b>	<b><u>240</u></b>	1571	238
554.roms_r	96	<b><u>1149</u></b>	<b><u>133</u></b>	1144	133	1153	132	96	1101	139	1109	138	<b><u>1106</u></b>	<b><u>138</u></b>

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

### General Notes (Continued)

is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

### Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

    Sysinfo program /home/cpu2017/bin/sysinfo  
    Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
    running on linux-e8np Sat Feb 2 22:35:15 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz
4 "physical id"s (chips)
96 "processors"
```

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 12
siblings  : 24
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 13
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 96
On-line CPU(s) list:   0-95
Thread(s) per core:    2
Core(s) per socket:    12
Socket(s):              4
NUMA node(s):          8
```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Feb-2019  
**Hardware Availability:** Aug-2017  
**Software Availability:** Oct-2018

### Platform Notes (Continued)

```

Vendor ID:           GenuineIntel
CPU family:         6
Model:              85
Model name:         Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz
Stepping:           4
CPU MHz:            999.942
CPU max MHz:        3200.0000
CPU min MHz:        1000.0000
BogoMIPS:           4595.08
Virtualization:     VT-x
L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           16896K
NUMA node0 CPU(s): 0-2,6-8,48-50,54-56
NUMA node1 CPU(s): 3-5,9-11,51-53,57-59
NUMA node2 CPU(s): 12-14,18-20,60-62,66-68
NUMA node3 CPU(s): 15-17,21-23,63-65,69-71
NUMA node4 CPU(s): 24-26,30-32,72-74,78-80
NUMA node5 CPU(s): 27-29,33-35,75-77,81-83
NUMA node6 CPU(s): 36-38,42-44,84-86,90-92
NUMA node7 CPU(s): 39-41,45-47,87-89,93-95
Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx fl16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 16896 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 8 nodes (0-7)
node 0 cpus: 0 1 2 6 7 8 48 49 50 54 55 56
node 0 size: 192094 MB
node 0 free: 191929 MB
node 1 cpus: 3 4 5 9 10 11 51 52 53 57 58 59
node 1 size: 193528 MB
node 1 free: 193393 MB
node 2 cpus: 12 13 14 18 19 20 60 61 62 66 67 68
node 2 size: 193528 MB

```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

### Platform Notes (Continued)

```

node 2 free: 193394 MB
node 3 cpus: 15 16 17 21 22 23 63 64 65 69 70 71
node 3 size: 193528 MB
node 3 free: 193388 MB
node 4 cpus: 24 25 26 30 31 32 72 73 74 78 79 80
node 4 size: 193528 MB
node 4 free: 193397 MB
node 5 cpus: 27 28 29 33 34 35 75 76 77 81 82 83
node 5 size: 193528 MB
node 5 free: 193276 MB
node 6 cpus: 36 37 38 42 43 44 84 85 86 90 91 92
node 6 size: 193528 MB
node 6 free: 193402 MB
node 7 cpus: 39 40 41 45 46 47 87 88 89 93 94 95
node 7 size: 193525 MB
node 7 free: 193395 MB
node distances:
node  0  1  2  3  4  5  6  7
  0: 10 11 21 21 21 21 31 31
  1: 11 10 21 21 21 21 31 31
  2: 21 21 10 11 31 31 21 21
  3: 21 21 11 10 31 31 21 21
  4: 21 21 31 31 10 11 21 21
  5: 21 21 31 31 11 10 21 21
  6: 31 31 21 21 21 21 10 11
  7: 31 31 21 21 21 21 11 10

```

From /proc/meminfo

```

MemTotal:      1583914396 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

From /etc/\*release\* /etc/\*version\*

SuSE-release:

```

SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2

```

```

# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.

```

os-release:

```

NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

## Platform Notes (Continued)

uname -a:

```
Linux linux-e8np 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Feb 2 22:27

SPEC is set to: /home/cpu2017

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda1       xfs   894G  122G  773G  14% /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018

Memory:

48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

## Compiler Version Notes

=====  
CC 519.lbm\_r(base) 538.imagick\_r(base, peak) 544.nab\_r(base, peak)

-----  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
CC 519.lbm\_r(peak)

-----  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
CXXC 508.namd\_r(base) 510.parest\_r(base, peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

### Compiler Version Notes (Continued)

=====  
CXXC 508.namd\_r(peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
CC 511.povray\_r(base) 526.blender\_r(base, peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
CC 511.povray\_r(peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
FC 507.cactuBSSN\_r(base, peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
FC 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak) 554.roms\_r(base)  
=====

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

## Compiler Version Notes (Continued)

```
-----
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
FC 554.roms_r(peak)
-----
```

```
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CC 521.wrf_r(base) 527.cam4_r(base)
-----
```

```
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CC 521.wrf_r(peak) 527.cam4_r(peak)
-----
```

```
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

(Continued on next page)





# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte
```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118, 2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab\_r: Same as 538.imagick\_r

C++ benchmarks:

```
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

```
510.parest_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -auto
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d\_r: Same as 503.bwaves\_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte
```

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118,  
2.30 GHz)

SPECrate2017\_fp\_base = 271

SPECrate2017\_fp\_peak = 278

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Oct-2018

## Peak Optimization Flags (Continued)

```
526.blender_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.2 on 2019-02-02 22:35:14-0500.

Report generated on 2019-02-19 13:55:57 by CPU2017 PDF formatter v6067.

Originally published on 2019-02-19.