SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

UCS C210 M1 (Intel Xeon E5520)

CPU2006 license: 9019 Test date: Jan-2010
Test sponsor: Cisco Systems Hardware Availability: Oct-2009
Tested by: Cisco Systems Software Availability: Mar-2009
Benchmark results graph
Hardware
CPU Name: Intel Xeon E5520
CPU Characteristics: Intel Turbo Boost Technology up to 2.53 GHz
CPU MHz: 2267
FPU: Integrated
CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 Chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 8 MB I+D on chip per chip
Other Cache: None
Memory: 24 GB (12 * 2GB DDR3-1066 MHz)
Disk Subsystem: 73 GB SATA, 15kRPM
Other Hardware: None
Software
Operating System: SuSe Linux Enterprise Server 11 (x86_64), Kernel
2.6.27-15-2-default, RC4
Compiler: Intel C++ and Fortran Compiler 11.0 for Linux
Build 20090131 Package ID: l_cproc_p_11.0.080,
l_cprof_p_11.0.080
Auto Parallel: No
File System: ReiserFS
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other Software: Binutils 2.18.50.0.7.20080502 and SmartHeap

Results Table

Benchmark Base Peak
Copies Seconds Ratio Seconds Ratio Seconds Ratio Copies Seconds Ratio Seconds Ratio Seconds Ratio
Results appear in the order in which they were run. Bold underlined text indicates a median measurement.
400.perlbench 16 922 170 938 167 929 168 16 804 195 801 195 803 195
401.bzip2 16 1264 122 1265 122 1256 123 16 1195 129 1187 130 1191 130
403.gcc 16 828 156 807 160 797 162 16 817 158 828 156 805 160
429.mcf 16 646 226 646 226 646 226 8 322 227 322 226 321 227
445.gobmk 16 903 186 916 183 911 184 16 819 205 827 203 823 204
456.hmmer 16 1102 135 1072 139 1074 139 8 407 184 406 184 406 184
458.sjeng 16 1112 174 1111 174 1113 174 16 1007 192 1006 192 1009 192
462.libquantum 16 531 625 531 625 530 625 16 531 624 530 625 530 626
464.h264ref 16 1459 243 1458 243 1504 235 16 1401 253 1410 251 1406 252
471.omnetpp 16 681 147 680 147 681 147 16 681 147 680 147 681 147
473.astar 16 916 123 916 123 916 123 16 825 136 823 136 824 136
483.xalancbmk 16 514 215 514 215 515 215 16 514 215 514 215 515 215

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores# =============== do not edit below this point ===================

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run

Base Compiler Invocation

C benchmarks:

 icc 

C++ benchmarks:

 icpc 

Base Portability Flags

400.perlbench:  -DSPEC_CPU_LINUX_IA32 
462.libquantum:  -DSPEC_CPU_LINUX 
483.xalancbmk:  -DSPEC_CPU_LINUX 

Base Optimization Flags

C benchmarks:

 -xSSE4.2   -ipo   -O3   -no-prec-div   -static   -inline-calloc   -opt-malloc-options=3   -opt-prefetch 

C++ benchmarks:

 -xSSE4.2   -ipo   -O3   -no-prec-div   -opt-prefetch   -Wl,-z,muldefs   -L/spec/cpu2006.1.1/lib -lsmartheap 

Base Other Flags

C benchmarks:

403.gcc:  -Dalloca=_alloca 

Peak Compiler Invocation

C benchmarks (except as noted below):

 icc 
401.bzip2:  /opt/intel/Compiler/11.0/080/bin/intel64/icc 
456.hmmer:  /opt/intel/Compiler/11.0/080/bin/intel64/icc 
458.sjeng:  /opt/intel/Compiler/11.0/080/bin/intel64/icc 

C++ benchmarks (except as noted below):

 icpc 
473.astar:  /opt/intel/Compiler/11.0/080/bin/intel64/icpc 

Peak Portability Flags

400.perlbench:  -DSPEC_CPU_LINUX_IA32 
401.bzip2:  -DSPEC_CPU_LP64 
456.hmmer:  -DSPEC_CPU_LP64 
458.sjeng:  -DSPEC_CPU_LP64 
462.libquantum:  -DSPEC_CPU_LINUX 
473.astar:  -DSPEC_CPU_LP64 
483.xalancbmk:  -DSPEC_CPU_LINUX 

Peak Optimization Flags

C benchmarks:

400.perlbench:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -ipo(pass 2)   -O3(pass 2)   -no-prec-div(pass 2)   -static(pass 2)   -prof-use(pass 2)   -ansi-alias   -opt-prefetch 
401.bzip2:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -ipo(pass 2)   -O3(pass 2)   -no-prec-div(pass 2)   -static(pass 2)   -prof-use(pass 2)   -opt-prefetch   -ansi-alias   -auto-ilp32 
403.gcc:  -xSSE4.2   -ipo   -O3   -no-prec-div   -static   -inline-calloc   -opt-malloc-options=3 
429.mcf:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -ipo(pass 2)   -O3(pass 2)   -no-prec-div(pass 2)   -static(pass 2)   -prof-use(pass 2)   -opt-prefetch 
445.gobmk:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -prof-use(pass 2)   -O2   -ipo   -no-prec-div   -ansi-alias 
456.hmmer:  -xSSE4.2   -ipo   -O3   -no-prec-div   -static   -unroll2   -ansi-alias   -auto-ilp32 
458.sjeng:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -ipo(pass 2)   -O3(pass 2)   -no-prec-div(pass 2)   -static(pass 2)   -prof-use(pass 2)   -unroll4   -auto-ilp32 
462.libquantum:  -xSSE4.2   -ipo   -O3   -no-prec-div   -static   -opt-malloc-options=3   -opt-prefetch 
464.h264ref:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -ipo(pass 2)   -O3(pass 2)   -no-prec-div(pass 2)   -static(pass 2)   -prof-use(pass 2)   -unroll2   -ansi-alias 

C++ benchmarks:

471.omnetpp:  basepeak = yes 
473.astar:  -xSSE4.2(pass 2)   -prof-gen(pass 1)   -ipo(pass 2)   -O3(pass 2)   -no-prec-div(pass 2)   -prof-use(pass 2)   -ansi-alias   -opt-ra-region-strategy=routine   -auto-ilp32   -Wl,-z,muldefs   -L/spec/cpu2006.1.1/lib -lsmartheap64 
483.xalancbmk:  basepeak = yes 

Peak Other Flags

C benchmarks:

403.gcc:  -Dalloca=_alloca 

The flags file that was used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic11.0-int-linux64-revH.html.

You can also download the XML flags source by saving the following link:
http://www.spec.org/cpu2006/flags/Intel-ic11.0-int-linux64-revH.xml.

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright 2006-2014 Standard Performance Evaluation Corporation
Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 06:21:36 2014 by SPEC CPU2006 HTML formatter v6932.
Originally published on 17 March 2010.