



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042


Test Date: Dec-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020



— SPECrate®2017_fp_base (180)

----- SPECrate®2017_fp_peak (182)

Hardware

CPU Name: Intel Xeon Silver 4216
 Max MHz: 3200
 Nominal: 2100
 Enabled: 32 cores, 2 chips, 2 threads/core
 Orderable: 1,2 (chip)s
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 22 MB I+D on chip per chip
 Other: None
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R, running at 2400)
 Storage: 1 x 480 GB SATA SSD
 Other: None

OS:

CentOS Linux release 8.2.2004 (Core) 4.18.0-193.el8.x86_64

Compiler:

C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux;
 Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux

Parallel:

No

Firmware:

Version 3.2 released Oct-2019

File System:

xfs

System State:

Run level 3 (multi-user)

Base Pointers:

64-bit

Peak Pointers:

64-bit

Other:

jemalloc memory allocator V5.0.1

Power Management:

BIOS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Date: Dec-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	64	1524	421	1525	421	1529	420	64	1525	421	1534	419	1535	418
507.cactusSSN_r	64	328	247	325	249	328	247	64	328	247	325	249	328	247
508.namd_r	64	487	125	489	124	488	125	64	487	125	489	124	488	125
510.parest_r	64	1668	100	1662	101	1670	100	64	1663	101	1668	100	1674	100
511.povray_r	64	738	202	751	199	749	200	64	653	229	649	230	653	229
519.lbm_r	64	688	98.1	689	98.0	690	97.8	64	688	98.1	689	98.0	690	97.8
521.wrf_r	64	784	183	786	182	790	181	64	775	185	782	183	755	190
526.blender_r	64	567	172	567	172	568	172	64	567	172	567	172	568	172
527.cam4_r	64	614	182	611	183	613	182	64	614	182	611	183	613	182
538.imagick_r	64	328	485	329	484	329	484	64	328	485	329	484	329	484
544.nab_r	64	383	281	384	280	385	280	64	383	281	384	280	385	280
549.fotonik3d_r	64	1945	128	1950	128	1936	129	64	1945	128	1950	128	1936	129
554.roms_r	64	1263	80.5	1259	80.8	1257	80.9	64	1264	80.5	1261	80.7	1261	80.7

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

General Notes

Binaries compiled on a system with 2x Intel Cascade Lake CPU 4214R + 384 GB RAM memory using Centos 8.2 x86_64

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the Centos 8.2 x86_64, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Power Technology = Custom

Power Performance Tuning = BIOS Controls EPB

Energy Performance BIAS Setting = Max Performance

SNC = Enable

Stale Atos = Disable

LLC Dead Line Alloc = Disable

IMC Interleaving = 1-way Interleave

ADDDC Sparing = Disable

Patrol Scrub = Disable

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6538 of 2020-09-24 e8664e66d2d7080afeaa89d4b38e2f1c

running on localhost.localdomain Thu Dec 24 01:21:56 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
```

```
 2 "physical id"s (chips)
```

```
 64 "processors"
```

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 16
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Date: Dec-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

Platform Notes (Continued)

```
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                64
On-line CPU(s) list:  0-63
Thread(s) per core:   2
Core(s) per socket:   16
Socket(s):             2
NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping:               7
CPU MHz:               2630.582
CPU max MHz:           3200.0000
CPU min MHz:           800.0000
BogoMIPS:              4200.00
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              22528K
NUMA node0 CPU(s):    0-15,32-47
NUMA node1 CPU(s):    16-31,48-63
Flags:                 fpu vme de pse tsc msr pae cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cdp_13
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
cqm mpk rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
arch_capabilities
```

```
/proc/cpuinfo cache data
cache size : 22528 KB
```

```
From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Date: Dec-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

Platform Notes (Continued)

physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 32 33 34 35 36 37 38 39 40 41 42 43
44 45 46 47
node 0 size: 192083 MB
node 0 free: 175391 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 48 49 50 51 52 53 54 55 56
57 58 59 60 61 62 63
node 1 size: 193528 MB
node 1 free: 179230 MB
node distances:
node    0    1
 0: 10 21
 1: 21 10
```

From /proc/meminfo

```
MemTotal:      394866740 kB
HugePages_Total:      0
Hugepagesize:     2048 kB
```

/sbin/tuned-adm active

```
Current active profile: throughput-performance
```

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

From /etc/*release* /etc/*version*

```
centos-release: CentOS Linux release 8.2.2004 (Core)
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.2 (Source)
os-release:
```

```
NAME="CentOS Linux"
```

```
VERSION="8 (Core)"
```

```
ID="centos"
```

```
ID_LIKE="rhel fedora"
```

```
VERSION_ID="8"
```

```
PLATFORM_ID="platform:el8"
```

```
Pretty_NAME="CentOS Linux 8 (Core)"
```

```
ANSI_COLOR="0;31"
```

```
redhat-release: CentOS Linux release 8.2.2004 (Core)
```

```
system-release: CentOS Linux release 8.2.2004 (Core)
```

```
system-release-cpe: cpe:/o:centos:centos:8
```

uname -a:

```
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri May 8 10:59:10 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Date: Dec-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

Platform Notes (Continued)

CVE-2018-12207 (iTLB Multihit):

KVM: Mitigation: Split huge pages

CVE-2018-3620 (L1 Terminal Fault):

Not affected

Microarchitectural Data Sampling:

Not affected

CVE-2017-5754 (Meltdown):

Not affected

CVE-2018-3639 (Speculative Store Bypass):

Mitigation: Speculative Store Bypass disabled via prctl and seccomp

CVE-2017-5753 (Spectre variant 1):

Mitigation: usercopy/swaps barriers and __user pointer sanitization

CVE-2017-5715 (Spectre variant 2):

Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): No status reported

CVE-2019-11135 (TSX Asynchronous Abort):

Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Dec 23 16:38

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/cl-home	xfs	392G	108G	284G	28%	/home

From /sys/devices/virtual/dmi/id

Vendor:	Tyrone Systems
Product:	DS400TE1-224R
Serial:	xxxxxxxxxx

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

4x NO DIMM NO DIMM
12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

BIOS:

BIOS Vendor:	American Megatrends Inc.
BIOS Version:	3.2
BIOS Date:	10/22/2019
BIOS Revision:	5.14

(End of data from sysinfo program)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Compiler Version Notes

=====

C | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
| 544.nab_r(base, peak)

=====

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++ | 508.namd_r(base, peak) 510.parest_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray_r(base) 526.blender_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray_r(base) 526.blender_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 507.cactuBSSN_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf_r(base) 527.cam4_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Compiler Version Notes (Continued)

=====

Fortran, C | 521.wrf_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran, C | 521.wrf_r(base) 527.cam4_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran, C | 521.wrf_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-64/lib
-ljemalloc

C++ benchmarks:

-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Base Optimization Flags (Continued)

Fortran benchmarks (continued):

```
-fuse-ld=gold -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries -L/usr/local/je5.0.1-64/lib  
-ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-64/lib  
-ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: basepeak = yes

538.imagick_r: basepeak = yes

544.nab_r: basepeak = yes

C++ benchmarks:

508.namd_r: basepeak = yes

510.parest_r: -m64 -qnextgen
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast
-ffast-math -fsto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jet5.0.1-64/lib
-ljemalloc

Fortran benchmarks:

503.bwaves_r: -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Dec-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

Peak Optimization Flags (Continued)

503.bwaves_r (continued):

```
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

549.fotonik3d_r: basepeak = yes

554.roms_r: Same as 503.bwaves_r

Benchmarks using both Fortran and C:

```
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

527.cam4_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

526.blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactusBSSN_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.html>
http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.xml>
http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.xml



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TE1-224R

(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_fp_base = 180

SPECrate®2017_fp_peak = 182

CPU2017 License: 006042

Test Date: Dec-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.5 on 2020-12-23 14:51:55-0500.

Report generated on 2021-01-28 17:57:36 by CPU2017 PDF formatter v6255.

Originally published on 2021-01-28.