



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation


SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006
Test Sponsor: NEC Corporation
Tested by: NEC Corporation

Test Date: Jul-2020
Hardware Availability: May-2020
Software Availability: Sep-2019



Hardware

CPU Name: Intel Xeon Bronze 3206R
Max MHz: 1900
Nominal: 1900
Enabled: 16 cores, 2 chips
Orderable: 1,2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 11 MB I+D on chip per chip
Other: None
Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2133)
Storage: 1 x 1 TB SATA, 7200 RPM, RAID 0
Other: None

Software

OS: Red Hat Enterprise Linux Server release 7.7 (Maipo)
Kernel 3.10.0-1062.1.1.el7.x86_64
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux
Parallel: Yes
Firmware: NEC BIOS Version U32 v2.32 03/09/2020 released Jun-2020
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006
Test Sponsor: NEC Corporation
Tested by: NEC Corporation

Test Date: Jul-2020
Hardware Availability: May-2020
Software Availability: Sep-2019

Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|-----------------|---------|------------|-------------|------------|-------------|------------|-------------|---------|------------|-------------|------------|-------------|------------|-------------|
| | Threads | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Threads | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 600.perlbench_s | 16 | 565 | 3.14 | 563 | 3.15 | 564 | 3.15 | 16 | 492 | 3.61 | 490 | 3.62 | 492 | 3.61 |
| 602.gcc_s | 16 | 809 | 4.92 | 805 | 4.94 | 808 | 4.93 | 16 | 809 | 4.92 | 807 | 4.93 | 802 | 4.97 |
| 605.mcf_s | 16 | 723 | 6.53 | 719 | 6.57 | 723 | 6.53 | 16 | 719 | 6.56 | 719 | 6.56 | 720 | 6.56 |
| 620.omnetpp_s | 16 | 440 | 3.71 | 438 | 3.72 | 437 | 3.73 | 16 | 440 | 3.71 | 438 | 3.72 | 437 | 3.73 |
| 623.xalancbmk_s | 16 | 238 | 5.95 | 239 | 5.92 | 238 | 5.95 | 16 | 238 | 5.95 | 239 | 5.92 | 238 | 5.95 |
| 625.x264_s | 16 | 256 | 6.89 | 256 | 6.89 | 256 | 6.89 | 16 | 256 | 6.89 | 256 | 6.89 | 255 | 6.91 |
| 631.deepsjeng_s | 16 | 508 | 2.82 | 507 | 2.82 | 508 | 2.82 | 16 | 508 | 2.82 | 508 | 2.82 | 508 | 2.82 |
| 641.leela_s | 16 | 766 | 2.23 | 766 | 2.23 | 766 | 2.23 | 16 | 766 | 2.23 | 766 | 2.23 | 766 | 2.23 |
| 648.exchange2_s | 16 | 386 | 7.61 | 387 | 7.60 | 386 | 7.61 | 16 | 386 | 7.61 | 387 | 7.60 | 386 | 7.61 |
| 657.xz_s | 16 | 541 | 11.4 | 542 | 11.4 | 544 | 11.4 | 16 | 541 | 11.4 | 544 | 11.4 | 541 | 11.4 |

SPECspeed®2017_int_base = **4.93**

SPECspeed®2017_int_peak = **5.00**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006
Test Sponsor: NEC Corporation
Tested by: NEC Corporation

Test Date: Jul-2020
Hardware Availability: May-2020
Software Availability: Sep-2019

General Notes (Continued)

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Thermal Configuration: Maximum Cooling
Workload Profile: General Peak Frequency Compute
Memory Patrol Scrubbing: Disabled
LLC Dead Line Allocation: Disabled
LLC Prefetch: Enabled
Enhanced Processor Performance: Enabled
Workload Profile: Custom
Advanced Memory Protection: Advanced ECC Support
NUMA Group Size Optimization: Flat

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on r120hlm Wed Jul 8 09:03:16 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Bronze 3206R CPU @ 1.90GHz
 2 "physical id"s (chips)
 16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 8
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
```

From lscpu:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 16
On-line CPU(s) list: 0-15
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006
Test Sponsor: NEC Corporation
Tested by: NEC Corporation

Test Date: Jul-2020
Hardware Availability: May-2020
Software Availability: Sep-2019

Platform Notes (Continued)

```

CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Bronze 3206R CPU @ 1.90GHz
Stepping:             7
CPU MHz:              1900.000
BogoMIPS:             3800.00
Virtualization:      VT-x
L1d cache:           32K
L1i cache:           32K
L2 cache:             1024K
L3 cache:             11264K
NUMA node0 CPU(s):   0-3,8-11
NUMA node1 CPU(s):   4-7,12-15
Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch epb cat_l3 cdp_l3 invpcid_single
intel_ppin intel_pt ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
dtherm arat pln pts pku ospke avx512_vnni md_clear spec_ctrl intel_stibp flush_l1d
arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 11264 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 8 9 10 11
node 0 size: 196265 MB
node 0 free: 191624 MB
node 1 cpus: 4 5 6 7 12 13 14 15
node 1 size: 196607 MB
node 1 free: 192175 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10

```

```

From /proc/meminfo
MemTotal:      395927628 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006
Test Sponsor: NEC Corporation
Tested by: NEC Corporation

Test Date: Jul-2020
Hardware Availability: May-2020
Software Availability: Sep-2019

Platform Notes (Continued)

```

From /etc/*release* /etc/*version*
os-release:
  NAME="Red Hat Enterprise Linux Server"
  VERSION="7.7 (Maipo)"
  ID="rhel"
  ID_LIKE="fedora"
  VARIANT="Server"
  VARIANT_ID="server"
  VERSION_ID="7.7"
  PRETTY_NAME="Red Hat Enterprise Linux Server 7.7 (Maipo)"
redhat-release: Red Hat Enterprise Linux Server release 7.7 (Maipo)
system-release: Red Hat Enterprise Linux Server release 7.7 (Maipo)
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.7:ga:server

uname -a:
Linux r120h1m 3.10.0-1062.1.1.el7.x86_64 #1 SMP Tue Aug 13 18:39:59 UTC 2019 x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):           Not affected
Microarchitectural Data Sampling:           Not affected
CVE-2017-5754 (Meltdown):                   Not affected
CVE-2018-3639 (Speculative Store Bypass):   Mitigation: Speculative Store Bypass disabled
                                              via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):          Mitigation: Load fences, usercopy/swaps
                                              barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):          Mitigation: Full retpoline, IBPB

run-level 3 Jul 8 08:57

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda3       ext4  908G  178G  685G   21% /

From /sys/devices/virtual/dmi/id
BIOS:           NEC U32 03/09/2020
Vendor:         NEC
Product:        Express5800/R120h-1M
Serial:         JPN0084094

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:

```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006
Test Sponsor: NEC Corporation
Tested by: NEC Corporation

Test Date: Jul-2020
Hardware Availability: May-2020
Software Availability: Sep-2019

Platform Notes (Continued)

24x HPE P03050-091 16 GB 2 rank 2933

(End of data from sysinfo program)

Regarding the sysinfo display about the memory speed, the correct configured memory speed is 2400 MT/s. The dmidecode description should be as follows:

24x HPE P03050-091 16 GB 2 rank 2933, configured at 2133

Compiler Version Notes

```
=====  
C      | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,  
      | peak) 625.x264_s(base, peak) 657.xz_s(base, peak)  
=====
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====
```

```
=====  
C++   | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)  
      | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)  
=====
```

```
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====
```

```
=====  
Fortran | 648.exchange2_s(base, peak)  
=====
```

```
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====
```

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Jul-2020

Hardware Availability: May-2020

Software Availability: Sep-2019

Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs
```

Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Jul-2020

Hardware Availability: May-2020

Software Availability: Sep-2019

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
602.gcc_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
605.mcf_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
625.x264_s: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
657.xz_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
620.omnetpp_s: basepeak = yes
```

```
623.xalancbmk_s: basepeak = yes
```

```
631.deepsjeng_s: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmallocc
```

```
641.leela_s: Same as 631.deepsjeng_s
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECspeed®2017_int_base = 4.93

Express5800/R120h-1M (Intel Xeon Bronze 3206R)

SPECspeed®2017_int_peak = 5.00

CPU2017 License: 9006

Test Date: Jul-2020

Test Sponsor: NEC Corporation

Hardware Availability: May-2020

Tested by: NEC Corporation

Software Availability: Sep-2019

Peak Optimization Flags (Continued)

Fortran benchmarks:

648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html>

<http://www.spec.org/cpu2017/flags/NEC-Platform-Settings-V1.2-R120h-RevE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml>

<http://www.spec.org/cpu2017/flags/NEC-Platform-Settings-V1.2-R120h-RevE.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-07-07 20:03:15-0400.

Report generated on 2020-09-01 19:14:07 by CPU2017 PDF formatter v6255.

Originally published on 2020-09-01.