SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

$SPECrate®2017\_int\_base = 33.4$

$SPECrate®2017\_int\_peak = 34.8$

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2018

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Benchmark	Copies	base	peak
500.perlbench_r	12	28.5	32.7
502.gcc_r	12	32.0	36.5
505.mcf_r	12	38.5	38.5
520.omnetpp_r	12	23.7	24.2
523.xalancbmk_r	12	34.8	39.0
525.x264_r	12	59.6	61.8
531.deepsjeng_r	12	29.2	28.9
541.leela_r	12	24.2	24.0
548.exchange2_r	12	65.5	65.7
557.xz_r	12	21.7	21.7

SPECrate®2017_int_base (33.4)   SPECrate®2017_int_peak (34.8)

Hardware

CPU Name: Intel Xeon Bronze 3104
 Max MHz: 1700
 Nominal: 1700
Enabled: 12 cores, 2 chips
Orderable: 1,2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 8.25 MB I+D on chip per chip
 Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R, running at 2133)
Storage: 1 x 600G SAS 10K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.120-92.70-default
Compiler: C/C++: Version 19.0.1.144 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.1.144 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 4.0.1 released Oct-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: --

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Results Table

Benchmark	Base						Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	12	**670**	**28.5**	671	28.5	667	28.6	12	587	32.5	584	32.7	**585**	**32.7**
502.gcc_r	12	531	32.0	**531**	**32.0**	532	31.9	12	465	36.5	**465**	**36.5**	465	36.5
505.mcf_r	12	**504**	**38.5**	504	38.5	504	38.5	12	**504**	**38.5**	504	38.5	504	38.5
520.omnetpp_r	12	666	23.6	662	23.8	**665**	**23.7**	12	652	24.1	651	24.2	**652**	**24.2**
523.xalancbmk_r	12	366	34.6	**364**	**34.8**	363	34.9	12	326	38.9	325	39.0	**325**	**39.0**
525.x264_r	12	352	59.6	**352**	**59.6**	352	59.7	12	**340**	**61.8**	340	61.8	340	61.8
531.deepsjeng_r	12	**471**	**29.2**	471	29.2	471	29.2	12	**477**	**28.9**	477	28.8	476	28.9
541.leela_r	12	823	24.2	**822**	**24.2**	822	24.2	12	**829**	**24.0**	828	24.0	829	24.0
548.exchange2_r	12	479	65.6	**480**	**65.5**	481	65.4	12	478	65.7	477	65.9	**478**	**65.7**
557.xz_r	12	598	21.7	**598**	**21.7**	598	21.7	12	**598**	**21.7**	598	21.7	598	21.7
SPECrate®2017_int_base =		33.4											
SPECrate®2017_int_peak =		34.8											

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

General Notes (Continued)

```
is mitigated in the system as tested and documented.
 jemalloc, a general purpose malloc implementation
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
 sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Settings:

CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-fdny Thu Dec 13 08:12:21 2018

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Bronze 3104 CPU @ 1.70GHz
       2  "physical id"s (chips)
      12 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 6
       siblings  : 6
       physical 0: cores 0 1 2 3 4 5
       physical 1: cores 0 1 2 3 4 5

 From lscpu:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      CPU(s):              12
      On-line CPU(s) list: 0-11
      Thread(s) per core:  1
      Core(s) per socket:  6
      Socket(s):           2
      NUMA node(s):        2
      Vendor ID:           GenuineIntel
      CPU family:          6
      Model:               85
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Platform Notes (Continued)

```
        Model name:             Intel(R) Xeon(R) Bronze 3104 CPU @ 1.70GHz
        Stepping:               4
        CPU MHz:                1655.500
        CPU max MHz:            1700.0000
        CPU min MHz:            800.0000
        BogoMIPS:               3392.02
        Virtualization:         VT-x
        L1d cache:              32K
        L1i cache:              32K
        L2 cache:               1024K
        L3 cache:               8448K
        NUMA node0 CPU(s):      0-5
        NUMA node1 CPU(s):      6-11
        Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
     aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
     fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
     xsave avx f16c rdrand lahf_lm abm 3dnowprefetch arat epb invpcid_single pln pts
     dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
     retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
     avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
     clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

  /proc/cpuinfo cache data
     cache size : 8448 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5
    node 0 size: 386570 MB
    node 0 free: 384374 MB
    node 1 cpus: 6 7 8 9 10 11
    node 1 size: 387054 MB
    node 1 free: 384925 MB
    node distances:
    node   0   1
      0:  10  21
      1:  21  10

  From /proc/meminfo
     MemTotal:       792192360 kB
     HugePages_Total:        0
     Hugepagesize:        2048 kB

  From /etc/*release* /etc/*version*
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Platform Notes (Continued)

```
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

 uname -a:
    Linux linux-fdny 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
    x86_64 x86_64 x86_64 GNU/Linux

 run-level 3 Dec 13 01:46

 SPEC is set to: /home/cpu2017
    Filesystem      Type  Size  Used Avail Use% Mounted on
    /dev/sda2       xfs   500G  164G  337G  33% /

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. C240M5.4.0.1.139.1003182220 10/03/2018
   Memory:
    24x 0xCE00 M393A4K40CB2-CTD 32 GB 2 rank 2666, configured at 2133

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C        | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base,
         | peak) 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Compiler Version Notes (Continued)

```
C++      | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------
ifort (IFORT) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-DSPEC_LP64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-DSPEC_LP64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Base Optimization Flags

C benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

C++ benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Fortran benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m64 -std=c11
```

502.gcc_r: `icc -m32 -std=c11 -L/opt/intel/lib/ia32`

C++ benchmarks (except as noted below):
```
icpc -m64
```

523.xalancbmk_r: `icpc -m32 -L/opt/intel/lib/ia32`

Fortran benchmarks:
```
ifort -m64
```

Peak Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-D_FILE_OFFSET_BITS=64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/home/cpu2017/je5.0.1-64/
-ljemalloc
```

```
502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-32/ -ljemalloc
```

```
505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/
-ljemalloc
```

```
525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

```
557.xz_r: Same as 505.mcf_r
```

C++ benchmarks:

```
520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

```
523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-32/ -ljemalloc
```

```
531.deepsjeng_r: Same as 520.omnetpp_r
```

```
541.leela_r: Same as 520.omnetpp_r
```

Fortran benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Bronze 3104 1.70 GHz)

SPECrate®2017_int_base = 33.4

SPECrate®2017_int_peak = 34.8

CPU2017 License: 9019　　　　　　　　　　　　　　　**Test Date:** Dec-2018
Test Sponsor: Cisco Systems　　　　　　　　　　　**Hardware Availability:** Aug-2017
Tested by: Cisco Systems　　　　　　　　　　　　**Software Availability:** Oct-2018

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-12-13 11:12:20-0500.
Report generated on 2020-09-04 14:37:13 by CPU2017 PDF formatter v6255.
Originally published on 2019-01-29.