



# SPEC® CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 3


Test Sponsor: HPE

Tested by: HPE

Test Date: Nov-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017



### Hardware

CPU Name: Intel Xeon Silver 4112  
 Max MHz.: 3000  
 Nominal: 2600  
 Enabled: 8 cores, 2 chips  
 Orderable: 1, 2 chip(s)  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 8.25 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2666V-R, running at 2400)  
 Storage: 1 x 480 GB SATA SSD, RAID 0  
 Other: None

### Software

OS: Red Hat Enterprise Linux Server release 7.3 (Maipo)  
 Kernel 3.10.0-514.el7.x86\_64  
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
 Parallel: Yes  
 Firmware: HPE BIOS Version I42 released Oct-2017 (tested with I42 9/27/2017)  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: jemalloc: jemalloc memory allocator library V5.0.1;  
 jemalloc: configured and built at default for 32bit (i686) and 64bit (x86\_64) targets;  
 jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;  
 jemalloc: sources available from jemalloc.net or releases



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Nov-2017  
**Hardware Availability:** Oct-2017  
**Software Availability:** Sep-2017

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	8	<b><u>373</u></b>	<b><u>4.76</u></b>	374	4.75	371	4.79							
602.gcc_s	8	568	7.02	<b><u>570</u></b>	<b><u>6.98</u></b>	576	6.92							
605.mcf_s	8	<b><u>515</u></b>	<b><u>9.17</u></b>	513	9.20	519	9.10							
620.omnetpp_s	8	<b><u>415</u></b>	<b><u>3.93</u></b>	414	3.94	421	3.87							
623.xalancbmk_s	8	<b><u>191</u></b>	<b><u>7.40</u></b>	192	7.38	191	7.41							
625.x264_s	8	188	9.37	<b><u>189</u></b>	<b><u>9.36</u></b>	189	9.35							
631.deepsjeng_s	8	342	4.18	<b><u>342</u></b>	<b><u>4.18</u></b>	342	4.19							
641.leela_s	8	<b><u>487</u></b>	<b><u>3.51</u></b>	486	3.51	487	3.50							
648.exchange2_s	8	273	10.8	<b><u>271</u></b>	<b><u>10.8</u></b>	271	10.9							
657.xz_s	8	557	11.1	<b><u>557</u></b>	<b><u>11.1</u></b>	560	11.0							

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
Transparent Huge Pages enabled by default  
Filesystem page cache cleared with:  
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run  
irqbalance disabled with "systemctl stop irqbalance"  
tuned profile set with "tuned-adm profile throughput-performance"

## General Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"  
OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4

## Platform Notes

BIOS Configuration:  
Intel Hyperthreading set to Disabled  
Thermal Configuration set to Maximum Cooling  
LLC Prefetch set to Enabled  
LLC Dead Line Allocation set to Disabled  
Memory Patrol Scrubbing set to Disabled  
Workload Profile set to General Peak Frequency Compute  
Energy/Performance Bias set to Maximum Performance

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Nov-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Platform Notes (Continued)

Workload Profile set to Custom

NUMA Group Size Optimization set to Flat

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on localhost.localdomain Tue Nov 28 10:13:00 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz

2 "physical id"s (chips)

8 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 4

siblings : 4

physical 0: cores 1 2 4 5

physical 1: cores 0 1 3 4

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 8

On-line CPU(s) list: 0-7

Thread(s) per core: 1

Core(s) per socket: 4

Socket(s): 2

NUMA node(s): 2

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz

Stepping: 4

CPU MHz: 2600.000

BogoMIPS: 5205.63

Virtualization: VT-x

L1d cache: 32K

L1i cache: 32K

L2 cache: 1024K

L3 cache: 8448K

NUMA node0 CPU(s): 0-3

NUMA node1 CPU(s): 4-7

/proc/cpuinfo cache data

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Nov-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Platform Notes (Continued)

cache size : 8448 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)

node 0 cpus: 0 1 2 3

node 0 size: 196268 MB

node 0 free: 191556 MB

node 1 cpus: 4 5 6 7

node 1 size: 196607 MB

node 1 free: 192138 MB

node distances:

node 0 1

0: 10 21

1: 21 10

From /proc/meminfo

MemTotal: 395934144 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="Red Hat Enterprise Linux Server"

VERSION="7.3 (Maipo)"

ID="rhel"

ID\_LIKE="fedora"

VERSION\_ID="7.3"

PRETTY\_NAME="Red Hat Enterprise Linux Server 7.3 (Maipo)"

ANSI\_COLOR="0;31"

CPE\_NAME="cpe:/o:redhat:enterprise\_linux:7.3:GA:server"

redhat-release: Red Hat Enterprise Linux Server release 7.3 (Maipo)

system-release: Red Hat Enterprise Linux Server release 7.3 (Maipo)

system-release-cpe: cpe:/o:redhat:enterprise\_linux:7.3:ga:server

uname -a:

Linux localhost.localdomain 3.10.0-514.el7.x86\_64 #1 SMP Wed Oct 19 11:24:13 EDT 2016

x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Nov 28 10:09

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on

/dev/mapper/rhel-home xfs 392G 34G 359G 9% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Nov-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Platform Notes (Continued)

hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS HPE I42 09/27/2017

Memory:

24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

## Compiler Version Notes

```
=====  
CC 600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base) 625.x264_s(base)  
657.xz_s(base)  
-----
```

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

```
=====  
CXXC 620.omnetpp_s(base) 623.xalancbmk_s(base) 631.deepsjeng_s(base)  
641.leela_s(base)  
-----
```

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

```
=====  
FC 648.exchange2_s(base)  
-----
```

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Nov-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

## Base Other Flags

C benchmarks:

```
-m64 -std=c11
```

C++ benchmarks:

```
-m64
```

Fortran benchmarks:

```
-m64
```



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017\_int\_base = 6.55

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Nov-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-10-19.html>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-SKX-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-10-19.xml>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-SKX-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.2 on 2017-11-27 23:42:59-0500.

Report generated on 2018-10-31 17:11:15 by CPU2017 PDF formatter v6067.

Originally published on 2018-01-14.