



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2637 v2, 3.50 GHz)

SPECint_rate2006 = 429

SPECint_rate_base2006 = 412

CPU2006 license: 9019


Test date: Nov-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2013

Tested by: Cisco Systems

Software Availability: Sep-2013



SPECint_rate_base2006 = 412

SPECint_rate2006 = 429

Hardware

CPU Name: Intel Xeon E5-2637 v2
CPU Characteristics: Intel Turbo Boost Technology up to 3.80 GHz
CPU MHz: 3500
FPU: Integrated
CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 15 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (16 x 16 GB 2Rx4 PC3-14900R-13, ECC)
Disk Subsystem: 1 x 300 GB 15000 RPM SAS
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)
Compiler: 2.6.32-358.el6.x86_64
C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2637 v2, 3.50 GHz)

SPECint_rate2006 = 429

SPECint_rate_base2006 = 412

CPU2006 license: 9019

Test date: Nov-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2013

Tested by: Cisco Systems

Software Availability: Sep-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	16	528	296	532	294	530	295	16	442	354	445	351	443	353
401.bzip2	16	682	226	682	226	682	226	16	665	232	664	233	664	232
403.gcc	16	383	336	384	335	383	336	16	388	332	384	335	389	331
429.mcf	16	224	651	224	651	224	652	16	224	651	224	651	224	652
445.gobmk	16	570	295	570	295	579	290	16	555	302	555	302	556	302
456.hammer	16	273	547	274	545	273	546	16	243	615	244	611	243	614
458.sjeng	16	680	285	665	291	673	287	16	630	307	629	308	653	297
462.libquantum	16	125	2650	125	2650	125	2650	16	125	2650	125	2650	125	2650
464.h264ref	16	710	498	696	509	711	498	16	706	501	708	500	704	503
471.omnetpp	16	437	229	436	229	435	230	16	408	245	406	246	407	245
473.astar	16	455	247	457	246	457	246	16	455	247	457	246	457	246
483.xalancbmk	16	233	475	232	476	232	476	16	233	475	232	476	232	476

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

Intel HT Technology = Enabled

CPU performance set to HPC

Power Technology set to Custom

CPU Power State C6 set to Enabled

CPU Power State C1 Enhanced set to Disabled

Energy Performance policy set to Performance

Memory RAS configuration set to Maximum Performance

DRAM Clock Throttling Set to Performance

LV DDR Mode set to Performance-mode

DRAM Refresh Rate Set to 1x

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818

\$Rev: 6818 \$ \$Date::: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191

running on B200M3-IVB Wed Nov 20 20:21:33 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2637 v2, 3.50 GHz)

SPECint_rate2006 = 429

SPECint_rate_base2006 = 412

CPU2006 license: 9019

Test date: Nov-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2013

Tested by: Cisco Systems

Software Availability: Sep-2013

Platform Notes (Continued)

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2637 v2 @ 3.50GHz
  2 "physical id"s (chips)
  16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 4
  siblings : 8
  physical 0: cores 1 2 3 4
  physical 1: cores 1 2 3 4
cache size : 15360 KB
```

```
From /proc/meminfo
MemTotal:      264463752 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.4 (Santiago)
```

```
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

```
uname -a:
Linux B200M3-IVB 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Nov 20 20:18
```

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda1        ext4  275G   64G  198G  25%  /
```

```
Additional information from dmidecode:
BIOS Cisco Systems, Inc. B200M3.2.1.3a.0.082320131800 08/23/2013
Memory:
 16x 0xAD00 HMT42GR7AFR4C-RD 16 GB 1866 MHz 2 rank
 8x NO DIMM NO DIMM
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2637 v2, 3.50 GHz)

SPECint_rate2006 = 429

SPECint_rate_base2006 = 412

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

General Notes (Continued)

memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
icc -m32
```

C++ benchmarks:

```
icpc -m32
```

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/sh -lsmartheap
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2637 v2, 3.50 GHz)

SPECint_rate2006 = 429

SPECint_rate_base2006 = 412

CPU2006 license: 9019

Test date: Nov-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2013

Tested by: Cisco Systems

Software Availability: Sep-2013

Peak Compiler Invocation (Continued)

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`

401.bzip2: `-DSPEC_CPU_LP64`

456.hmmer: `-DSPEC_CPU_LP64`

458.sjeng: `-DSPEC_CPU_LP64`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-auto-ilp32`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-opt-prefetch -auto-ilp32 -ansi-alias`

403.gcc: `-xSSE4.2 -ipo -O3 -no-prec-div`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)`
`-ansi-alias -opt-mem-layout-trans=3`

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32`

458.sjeng: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-unroll14 -auto-ilp32`

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2637 v2, 3.50 GHz)

SPECint_rate2006 = 429

SPECint_rate_base2006 = 412

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

462.libquantum: basepeak = yes

```
464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -unroll2 -ansi-alias
```

C++ benchmarks:

```
471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
              -L/sh -lsmartheap
```

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 19:41:13 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 17 December 2013.